High-Frequency Phase-Locked Loops in Monolithic Bipolar Technology

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 3, 1989, Pages 787-795

  Soyuer, Mehmet ^a   Meyer, Robert G ^b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, MONOLITHIC--DESIGN; SEMICONDUCTOR DEVICES, BIPOLAR;

BIPOLAR INTEGRATED CIRCUITS; MONOLITHIC BIPOLAR TECHNOLOGY; NEGATIVE FEEDBACK CONTROL;

PHASE LOCKED LOOPS;

EID: 0024679994     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.32041     Document Type: Article

References (16)

1. R. A. Blauschild and R. G. Meyer, “A low power, 5 V. 150 MHz PLL with improved linearity,” in IEEE ICCE Dig. Tech. Papers, 1985, pp. 122–123.
2. K. Kato et al., “A low power dissipation PLL IC operating at 128 MHz clock,” in IEEE CICC Dig. Tech. Papers, 1987, pp. 651–654.
3. J. Tani et al., “Parallel interface ICs for 120 Mb/s fiber optic links,” in IEEE ISSCC Dig. Tech. Papers, 1987, 190–191.
4. K. Matsumoto et al., “A 700 MHz monolithic phase-locked demodulator,” in IEEE ISSCC Dig. Tech. Papers, 1985, pp. 22–23.
5. A. H. Nee len, “An integrated PLL FM demodulator for DSB satellite TV reception,” in IEEE ICCE Dig. Tech. Papers, 1987, pp. 258–259.
6. J. F. Ewen and D. L. Rogers, “Single chip, receiver/clock recovery circuit at 375 MHz,” in Optical Fiber Commun. Conf., Tech. Dig., 1986, pp. 116–117.
7. E. Roza and P. W. Millenaar, “An experimental 560 Mbits/s repeater with integrated circuits,” IEEE Trans Commun., vol. COM-25, pp. 995–1 00 4, Sept. 1977.
8. E. Roza “Analysis of phase-locked timing extraction circuits for pulse code transmission,” IEEE Trans. Common., vol. COM-22, pp. 1236–1249. Sept. 1974.
9. R. R. Cordell et al., “A 50 MHz phase and frequency-locked loop,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 1003–1009. Dec. 1979.
10. S. M. Sze, Physics of Semiconductor Devices. 2nd ed. New York: Wiley, 1981, Ch. 2.
11. M. Soyuer, “High-frequency monolithic phase-locked loops.” University of California. Berkeley. Memo UCB/ERL M88/10. 1988.
12. I. Getreu. Modeling the Bipolar Transistor, Tektronix. Inc,. Beaver-ton, OR. 1976, ch. 2.
13. J. F. Kukielka and R. G. Meyer. “A high-frequency temperature stable monolithic VCO,” IEEE J. Solid-State Circuits. vol. SC-16. pp. 639–647. Dec. 1981.
14. A. P. Brokaw, “A simple three-terminal bandgap reference,” IEEE J. Solid-State Circuits, vol. SC-9. pp. 388–393. Dec. 1974.
15. R. C. Halgren et al., “Improved acquisition in PLLs with sawtooth phase detectors,” IEEE Trans. Commun., vol. COM-30. pp. 2364–2375. Oct. 1982.
16. P. R. Gray and R. G. Meyer. Analysis and Design of Analog Integrated Circuits. 2nd ed. New York: Wiley, 1984. ch. 10.