Ultrafast Compact 32-bit CMOS Adders in Multiple-Output Domino Logic

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 2, 1989, Pages 358-369

  Hwang, Inseok S ^a   Fisher, Aaron L ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS; LOGIC DEVICES--GATES; SEMICONDUCTOR DEVICES, MOS;

32-BIT ADDITION TIMES; CARRY LOOKAHEAD; CMOS ADDERS; CMOS LOGIC; DOMINO LOGIC;

COMPUTERS, DIGITAL;

EID: 0024647831     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.18596     Document Type: Article

References (22)

1. J. J. F. Cavanagh, Digital Computer Arithmetic. New York: McGraw-Hill, 1984, pp. 107–117.
2. G. J. Myers et al., “Microprocessor technology trends,” Proc. IEEE, vol. 74, pp. 1605–1622, Dec. 1986.
3. I. S. Hwang and A. L. Fisher, “A 3.1 ns 32b CMOS adder in multiple output domino logic,” in ISSCC Dig. Tech. Papers, 1988, pp. 140–141.
4. R. H. Krambeck, C. M. Lee, and H.-F. S. Law, “High-speed compact circuits with CMOS,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 614–619, June 1982.
5. I. S. Hwang and P. S. Magarshack, “A high-speed dynamically reconfigurable 32-bit CMOS adder,” in Proc. CICC, 1988, pp. 17.5.1-17.5.6.
6. L. G. Heller et al., “Cascoded voltage switch logic: A differential CMOS logic family,” in 1SSCC Dig. Tech. Papers, 1984, pp. 16–17.
7. L. C. M. G. Pfennings et al., “Differential split-level CMOS logic for subnanosecond speeds,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1050–1055, Oct. 1985.
8. V. Friedman and S. Liu, “Dynamic logic CMOS circuits,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 263–266, Apr. 1984.
9. C. M. Lee and E. W. Szeto, “Zipper CMOS,” IEEE Circuits and Devices, pp. 10–16, May 1986.
10. N. F. Goncalves and H. J. De Man, “NORA: A racefree dynamic CMOS technique for pipelined logic structures,” IEEE J. Solid-State State Circuits, vol. SC-18, pp. 261–266, June 1983.
11. J. A. Pretorius, A. S. Shubat, and C. A. T. Salama, “Latched domino CMOS logic,” IEEE J. Solid-State Circuits, vol. SC-21, pp. 514–522, Aug. 1986.
12. M. E. Hofmann, “Automated synthesis of multi-level combinational logic in CMOS technology,” Ph.D. dissertation, Dept. of EECS, Univ. of Calif., Berkeley, 1986.
13. D. L. Dietmeyer, Logic Design of Digital Systems. Boston: Allyn and Bacon, 1979, pp. 72–79.
14. C.-Y. Wu, J.-S. Wang, and M.-K. Tsai, “The analysis and design of CMOS multidrain logic and stacked multidrain logic,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 47–56, Feb. 1987.
15. C. A. Mead and L. A. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, pp. 150–151.
16. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1985, pp. 322–325.
17. N. H. E. Weste, “MULGA—An interactive symbolic layout system for the design of integrated circuits,” Bell Syst. Tech. J., vol. 60, pp. 823–858, July-Aug. 1981.
18. M. Shoji, “FET scaling in domino CMOS gate,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1067–1071, Oct. 1985.
19. A. D. Lopez and H.-F. S. Law, “A dense gate matrix layout method for MOS VLSI,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1980.
20. W. H. Crocker, R. Varadarajan, and C.-Y. Lo, “MACS: A module assembly and compaction system,” in Proc. ICCD, 1987, pp. 205–208.
21. M.-L. Chen et al., “A high performance submicron CMOS process with self-aligned chan-stop and punch-through implant (Twin-Tub V),” in IEDM Tech. Dig., 1986, 256–259.
22. C. W. Leung et al., “A high performance submicron Twin Tub V technology for custom VLSI applications,” in Proc. CICC, 1988, pp. 25.1.1-25.1.4.