Short-Channel Effects In Soi Mosfet's

IEEE Transactions on Electron Devices

Volumn 36, Issue 3, 1989, Pages 522-528

  Veeraraghavan, Surya ^a   Fossum, Jerry G ^a  

^a UNIVERSITY OF FLORIDA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, VLSI; SEMICONDUCTING SILICON--THIN FILMS;

BACK SURFACE CHARGE MODULATION; SHORT CHANNEL EFFECTS; SILICON-ON-INSULATOR TECHNOLOGY;

SEMICONDUCTOR DEVICES, MOSFET;

EID: 0024627953     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.19963     Document Type: Article

References (14)

1. S. Veeraraghavan and J.G. Fossum, “A physical short-channel model for the thin-film SOI MOSFET applicable to device and circuit CAD,” IEEE Trans. Electron Devices, vol. ED-35, pp. 1866–1875, Nov. 1988.
2. L.A. Akers and J.J. Sanchez, “Threshold voltage models of short, narrow and small geometry MOSFET's: A review,” Solid-State Electron., vol. 25, no. 7, pp. 621–641, 1982.
3. T. Sekigawa and Y. Hayashi, “Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate,” Solid-State Electron., vol. 27, pp. 827–828, 1984.
4. J.-P. Colinge and T.I. Kamins, “CMOS circuits made in thin SIMOX films,” Electron. Lett., vol. 23, pp. 1162–1164, Oct. 1987.
5. H.K. LimandJ.G. Fossum, “Current-voltage characteristics of thin-film SOI MOSFET's in strong inversion,” IEEE Trans. Electron Devices, vol. ED-31, pp. 401–408, Apr. 1984.
6. R.H. Dennard, F.H. Gaensslen, H. Yu, V.L. Rideout, E. Bassons, and A.R. LeBlanc, “Design of ion-implanted MOSFET's with very small physical dimensions,” IEEE J. Solid-State Circuits, vol. SC-9, pp. 256–267, Oct. 1974.
7. M.R. Pinto, C.S. Raflferty, and R.W. Dutton, PISCES-II: Poisson and Continuity Equation Solver, Stanford Electronics Lab., Stanford Univ., Stanford, CA, 1984.
8. S.M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981.
9. Y.A. El-Mansy and D.M. Caughey, “Modeling weak avalanche multiplication currents in IGFET's and SOS transistors for CAD,” in lEDM Tech. Dig., 1975.
10. Y.A. El-Mansy and A.R. Boothroyd, “A simple twodimensional model for IGFET operation in the saturation region,” IEEE Trans. Electron Devices, vol. ED-24, pp. 254–262, Mar. 1977.
11. C. Hu, S. Tarn, F.C. Hsu, P.K. Ko, T.Y. Chan, and K.W. Terrill, “Hot-electron-induced MOSFET degradation-model, monitor, and improvement,” IEEE Trans. Electron Devices, vol. ED-32, pp. 375–385, Feb. 1985.
12. J.-P. Colinge, “Hot-electron effects in silicon-on-insulator n-channel MOSFET's” IEEE Trans. Electron Devices, vol. ED-34, pp. 2173–2177, Oct. 1987.
13. J.G. Fossum, S. Veeraraghavan, and D. FitzPatrick, “Model selection for SOI MOSFET circuit simulation,” IEEE Trans. Computer-Aided Design, vol. CAD-7, pp. 541–544, Apr. 1988.
14. S. Veeraraghavan, “Modeling small-geometry silicon-on-insulator transistors for device and circuit computer-aided design,” Ph.D. dissertation, Univ. of Florida, Gainesville, 1988.