Optimal Aspect Ratios of Building Blocks in VLSI

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 8, Issue 2, 1989, Pages 139-145

  Wimer, Shmuel ^a   Koren, Israel ^b   Cederbaum, Israel ^c  

^a IBM HAIFA RESEARCH LAB   (Israel)

^b UNIVERSITY OF MASSACHUSETTS   (United States)

^c TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

area optimization; aspect ratio; branch and bound; Floorplan; layout

Indexed keywords

MATHEMATICAL TECHNIQUES--GRAPH THEORY; OPTIMIZATION;

ASPECT RATIO; BRANCH AND BOUND ALGORITHM; FLOORPLAN; SLICING ALGORITHMS; VLSI AREA OPTIMIZATION;

INTEGRATED CIRCUITS, VLSI;

EID: 0024612408     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.21832     Document Type: Article

References (6)

1. M.J. Ciesielski and E. Kinnen, “Digraph relaxation for 2-dimensional placement of IC blocks,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 55–66, Jan. 1987.
2. R.H.J.M. Otten, “Efficient floorplan optimization,” in ICCD83-IEEE Int. Conf. on Computer Design, pp. 499–502, 1983.
3. L. Stockmeyer, “Optimal orientations of cells in slicing floorplan designs,” Inform. Contr., vol. 57, pp. 91–101, 1983.
4. J. Valdes, R.E. Tarjan, and E.L. Lawler, “The recognition of series parallel digraphs,” SIAM J. Comput., pp. 298–313, 1982.
5. S. Wimer, I. Koren, and I. Cederbaum, “Floorplans, planar graphs and layouts,” IEEE Trans. Circuits Syst., vol. 35, pp. 267–278, Mar. 1988.
6. K. Zibert and R. Saal, “On computer aided hybrid circuit layout,” in IISCS74-IEEE Int. Symp. on Circuits and Systems, pp. 314–318, 1974.