Simulating General-Parameter LC-Ladder Filters for Monolithic Realizations with Only Transconductance Elements and Grounded Capacitors

IEEE Transactions on Circuits and Systems

Volumn 36, Issue 2, 1989, Pages 299-307

  Tan, Mehmet A ^a   Schaumann, Rolf ^a  

^a UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, MONOLITHIC--LAYOUT; SIGNAL PROCESSING--DIGITAL TECHNIQUES;

ACTIVE SIGNAL PROCESSING CIRCUITS; LC LADDER FILTERS; SIGNAL FLOW GRAPHS; SPICE SIMULATIONS;

ELECTRIC FILTERS, DIGITAL;

EID: 0024611939     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/31.20210     Document Type: Article

References (36)

1. L.O. Chua and P.M. Lin, Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1975.
2. C.H. Carlin and A. Vachoux, “On partitioning for waveform relaxation time-domain analysis of VLSI circuits,” in Proc. Int. Symp. on Circuits and Systems, May 1984.
3. J. White and A.L. Sangiovanni-Vincentelli, Relaxation Techniques for the Simulation of VLSI Circuits. Norwell, MA: Kluwer Academic, 1987.
4. R.E. Bryant, “A survey of switch-level algorithm,” IEEE Design Test, pp. 26–40, Aug. 1987.
5. M.D. Matson and L.A. Glasser, “Macromodeling and optimization of digital MOS VLSI circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 659–678, Oct. 1986.
6. A.C. Deng, “PiecewisElinear timing delay modeling for CMOS circuits,” IEEE Trans. Circuits Syst., vol. CAS-35, Oct. 1988.
7. C.-S. Park and R. Schaumann, “A high-frequency CMOS linear transconductance element,” IEEE Trans. Circuits Syst., vol. CAS-33, pp. 1132–1138, 1986.
8. A. Nedungadi and T.R. Viswanathan, “Design of linear CMOS transconductance elements,” IEEE Trans. Circuits Syst., vol. CAS-31, pp. 891–894, 1985.
9. Y. Tsividis, Z. Czarnul, and S.C. Fang, “MOS transconductors and integrators with high linearity,” Electron. Lett., vol. 22, pp. 245–246, 619, 1986.
10. F. Krummenacher and N. Joehl, “A 4-MHz CMOS continuous-time filter with on-chip automatic tuning,” IEEE J. Solid-State Circuits, vol. SC-23, pp. 750–758, 1988.
11. P.O. Brackett and A.S. Sedra, “Direct SFG simulation of LC ladder networks with application to active filter design,” IEEE Trans. Circuits Syst., vol. CAS-23, pp. 61–67, 1976.
12. K. Martin and A.S. Sedra, “Design of signal-flow-graph (SFG) active filters,” IEEE Trans. Circuits Syst., vol. CAS-25, pp. 185–195, 1978.
13. A.S. Sedra and P.O. Brackett, Filter Theory and Design: Active and Passive. New York: Matrix, 1978.
14. K.W. Moulding, J.R. Quartly, P.J. Rankin, R.S. Thompson, and G.A. Wilson, “Gyrator video filter IC with automatic tuning,” IEEE J. Solid-State Circuits, vol. SC-15, pp. 963–967, 1980.
15. G. Gocal and C.S. Lindquist, “Analysis and design of tracking filters,” IEEE Trans. Circuits Syst., vol. CAS-27, pp. 45–50, 1980.
16. H. Khorramabadi and P.R. Gray, “High-frequency CMOS continuous-time filters,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 963–967, 1984.
17. Y. Tsividis, M. Banu, and J. Khoury, “Continuous-time MOSFET-C filters in VLSI,” IEEE Trans. Circuits Syst., vol. CAS-33 pp. 125-140, 1986. (Also in IEEE J. Solid-State Circuits, vol. SC-21, pp. 15–30, 1986.)
18. C.F. Chiou and r. Schaumann, “Design and performance of a fully integrated bipolar 10.7 MHz analog bandpass filter,” IEEE Trans. Circuits Syst., vol. CAS-33, pp. 116-124, 1986. (Also in IEEE J. Solid-State Circuits, vol. SC-21, pp. 6–14, 1986.)
19. C.-S. Park and R. Schaumann, “Design of an eighth-order fully integrated CMOS 4MHz continuous-time bandpass filter with digital/analog control of frequency and quality factor,” in Proc. Int. Symp. Circuits Systems, pp. 754–757, 1987.
20. R. Schaumann, “The design of continuous-time fully integrated filters,” submitted to Proc. Inst. Elect. Eng., pt. G, Electric Circuits Syst.
21. H. Névarez-Lozano, J.A. Hill and E. Sánchez-Sinencio, “Frequency limitations of continuous-time OTA-C filters,” in Proc. Int. Symp. Circuits Systems, pp. 2169–2172, 1988.
22. K.D. Peterson and R.L. Geiger, “CMOS OTA structures with improved linearity,” in Proc. 27th Midwest Symp. Circuits Systems, pp. 63–66, 1984.
23. H.S. Malvar, “Electronically controlled active-C filter and equalizers with operational transconductance amplifiers,” IEEE Trans. Circuits Syst., vol. CAS-31, pp. 645–649, 1984.
24. R.L. Geiger and E. Sánchez-Sinencio, “Active filter design using operational transconductance amplifiers; Tutorial,” IEEE Circuits & Devices Mag., vol. 1, pp. 20–32, 1985.
25. D.J. Perry, “Scaling transformation of multiple feedback filters,” Proc. Inst. Elect. Eng., vol. 128, pt. G, pp. 176–179, 1981.
26. J.M. Khoury and Y.P. Tsividis, “Analysis and compensation of high-frequency effects in integrated MOSFET-C continuous time filters,” IEEE Trans. Circuits Syst., vol. CAS-34, pp. 862–875, 1987.
27. L.T. Bruton and A.I.A. Salama, “Frequency limitations of coupled biquadratic active ladder structures,” IEEE J. Solid State Circuits, vol. SC-9, pp. 70–72, 1974.
28. R. Schaumann and S.R. Farrell, “The effect of excess phase and its compensation in the design of high-order multiple feedback active filters,” in Proc. 21st Midwest Symp. Circuits Systems, pp. 179–183, 1978.
29. R. Schaumann, J.R. Brand, and K.R. Laker, “Effects of excess phase in multiple feedback active filters,” IEEE Trans. Circuits, Syst., vol. CAS-27, pp. 967–970, 1980.
30. E. Seevinck, “Design and application of integrated analog interface filters,” in Proc. Int. Symp. on Circuits Systems, pp. 1923–1926, 1988.
31. A.C.M. de Queiroz, L.P. Calôba, and E. Sánchez-Sinencio, “Signal flow graph OTA-C integrated filters,” in Proc. Int. Symp. Circuits Systems, pp. 2165–2168, 1988.
32. G. Espinoza, F. Montecchi, E. Sánchez-Sinencio, and F. Maloberti, “Noise performance of OTA-C filters,” Proc. Int. Symp. Circuits Systems, pp. 2173–2176, 1988.
33. C.S. Park and R. Schaumann, “Design of a 4 MHz analog integrated CMOS transconductance C bandpass filter,” IEEE J. Solid-State Circuits, vol. SC-23, pp. 987–996, Aug. 1988.
34. S. Masuda and Y. Kitamura, “Design considerations of monolithic continuous time filters,” Proc. Int. Symp. Circuits Systems, pp. 1165–1168, 1986.
35. P.E. Allen and D.R. Holberg, CMOS Analog Circuit Design. New York: Holt, Rinehart and Winston, 1987.
36. M.A. Tan, “Design and automatic tuning of fully integrated transconductance-grounded capacitor filters,” Ph.D. dissertation, Univ. of Minnesota, 1988.