Josephson Modified Variable Threshold Logic Gates for Use in Ultra-High-Speed LSI

IEEE Transactions on Electron Devices

Volumn 36, Issue 2, 1989, Pages 433-446

  Fujimaki, Norio ^a   Kotani, Seigo ^a   Imamura, Takeshi ^a   Hasuo, Shinya ^a  

^a FUJITSU LABORATORIES LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, DIGITAL; INTEGRATED CIRCUITS, LSI; INTERFEROMETERS; LOGIC CIRCUITS, SEQUENTIAL; SUPERCONDUCTING DEVICES--JOSEPHSON JUNCTIONS;

JOSEPHSON DEVICE LOGIC; MAGNETIC COUPLING; MODIFIED VARIABLE THRESHOLD LOGIC (MVTL); THRESHOLD LOGIC DEVICES;

LOGIC DEVICES;

EID: 0024611437     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.19947     Document Type: Article

References (71)

1. T. Van Duzer, “Josephson digital devices and circuits,” IEEE Trans. Microwave Theory Tech., vol. MTT-28, pp. 490–500, May 1980.
2. H. Hayakawa, “Josephson junction technologies for high speed digital applications,” Physica, vol. 126B, pp. 206–211, 1984.
3. S. Hasuo, “Josephson devices for computer applications—Parts I-V,” J. Inst. Electron., Info., Commun. Eng., vol. 64, no. 5, pp. 507-513, no. 6, pp. 622–628, no. 7, pp. 749–756, no. 8, pp. 849–855, no. 9, pp. 959–965, 1981.
4. T. R. Gheewala, “Design of 2.5-micrometer Josephson current injection logic (CIL),” IBM J. Res. Develop., vol. 24, pp. 130–142, Mar. 1980.
5. S. Hasuo, H. Suzuki, and T. Yamaoka, “Characteristic of a counterelectrode ctoupled logic gate using Josephson junctions,” IEEE Trans. Magn., vol. MAG-17, pp. 583–586, Jan. 1981.
6. S. S. Pei, “Logic delays of 5-μm current-switched Josephson gates,” Appl. Phys. Lett., vol. 40, pp. 739–741, Apr. 1982.
7. J. Sone, T. Yoshida, S. Tahara, and H. Abe, “Logic delays of 5- μ m resistor coupled Josephson logic,” Appl. Phys. Lett., vol. 41, pp. 886–888, Nov. 1982.
8. Y. Hatano, T. Nishino, Y. Tarutani, and U. Kawabe, “Ultrahigh-speed direct coupled logic gate fabricated with NbN/Pb Josephson junctions,” Appl. Phys. Lett., vol. 44, pp. 1095–1097, June 1984.
9. H. Nakagawa, E. Sogawa, S. Kosaka, S. Takada, and H. Hayakawa, “Operating characteristics of Josephson four-junction logic (4JL) gate,” Japan. J. Appl. Phys., vol. 21, L198-L200, Apr. 1982.
10. H. Nakagawa, T. Okada, E. Sogawa, S. Tahara, and H. Hayakawa, “Sub-10 ps logic operations in Josephson four-junction logic (4JL) gates,” Japan. J. Appl. Phys., vol. 22, pp. L297-L298, May 1983.
11. S. Kosaka, A. Shoji, M. Aoyagi, F. Shinoki, H. Nakagawa, S. Takada, and H. Hayakawa, “High speed logic operations of all refractory Josephson integrated circuits,” Appl. Phys. Lett., vol. 43, no. 2, pp. 213–215, July 1983.
12. M. Aoyagi, A. Shoji, S. Kosaka, F. Shinoki, H. Nakagawa, S. Takada, and H. Hayakawa, “All niobium nitride Josephson junction with hydrogenated amorphous silicon barrier and its application to the logic circuit,” Japan. J. Appl. Phys., vol. 23, pp. L916-L918, Dec. 1984.
13. K. Hohkawa, Y. Tazo, K. Nagata, and A. Ishida, “Sub-10 ps high gain direct coupled Josephson logic gate,” Electron. Lett., vol. 19, pp. 291–292, Apr. 1983.
14. K. Nagata, J. Nakano, Y. Mimura, I. Kodaka, S. Kubo, and F. Ya-nagawa, “A 4.2-ps logic gate using new Pb-alloy Josephson IC technology,” IEEE Electron Device Lett., vol. EDL-6, pp. 94–96, Feb. 1985.
15. K. Kuroda, J. Nakano, M. Yuda, and M. Ueki, “3.0 ps switching operation in all Nb Josephson logic gates,” Electron. Lett., vol. 23, pp. 163–165, Feb. 1987.
16. N. Fujimaki, S. Hasuo, and T. Yamaoka, “Switching-time measurements on Josephson variable threshold logic gate,” in Extended Abstracts 15th Conf. Solid State Devices Materials (Tokyo, 1983), pp. 141–144.
17. N. Fujimaki, S. Kotani, S. Hasuo, and T. Yamaoka, “9 ps gate delay Josephson or gate with modified variable threshold logic,” Japan. J. Appl. Phys., vol. 24, pp. L1-L2, Jan. 1985.
18. S. Kotani, N. Fujimaki, T. Imamura, and S. Hasuo, “Ultrahigh-speed logic gate family with Nb/AlO x /Nb Josephson junctions,” IEEE Trans. Electron Devices, vol. ED-33, pp. 379–384, Mar. 1986.
19. S. Kotani, N. Fujimaki, S. Morohashi, S. Ohara, T. Imamura, and S. Hasuo, “High speed unit-cell for Josephson logic LSI circuits using Nb/AlO x /Nb junctions,” IEEE Trans. Magn., vol. MAG-23, no. 2, pp. 869–874, Mar. 1987.
20. S. Kotani, T. Imamura, and S. Hasuo, “A 3.3 ps Josephson gate with niobium junctions,” in IEDM Tech. Dig., Dec. 1986, pp. 93–95.
21. S. Kotani, T. Imamura, and S. Hasuo, “A 2.5-ps Josephson or gate,” in IEDM Tech. Dig., Dec. 1987, pp. 865–866.
22. M. B. Ketchen et al., “Josephson technology system level experiment,” IEEE Electron Device Lett., vol. EDL-2, pp. 262–265, Oct. 1981.
23. A. Mukherjee, “High performance data processing in Josephson technology,” IEEE Electron Device Lett., vol. EDL-3, Feb. 1982.
24. S. Hasuo, H. Suzuki, and K. Dazai, “A parallel adder circuit using Josephson junctions, ” IEEE J. Solid-State Circuits, vol. SC-16, pp. 43–48, Feb. 1981.
25. T. A. Fulton and L. N. Dunkleberger, “A Josephson parallel multiplier,” Bell Syst. Tech. J., vol. 61, pp. 931–933, May-June 1982.
26. J. Sone, T. Yoshida, and H. Abe, “A high-speed four-bit full adder with a resistor coupled Josephson logic,” IEEE Electron Device Lett., vol. EDL-4, Dec. 1983.
27. J. Sone, J. S. Tsai, and H. Abe, “A 280-ps Josephson 4-bit X 4-bit parallel multiplier,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1056–1060, Oct. 1985.
28. S. Kosaka et al., “An integration of all refractory Josephson logic LSI circuit,” IEEE Trans. Magn., vol. MAG-21, pp. 102–109, Mar. 1985.
29. H. Nakagawa, I. Kurosawa, S. Takada, and H. Hayakawa, “A Josephson counter-circuit with two-phase power supply,” in Extended Abstracts 17th Conf. Solid State Devices Materials (Tokyo, 1985), 123–126.
30. H. Nakagawa, I. Kurosawa, and S. Takada, “A high speed Josephson 2-bit ALU circuit with Nb/Al-oxide/Nb junctions,” in Extended Abstracts 18th Conf. Solid State Devices Materials (Tokyo, 1986), p. 751.
31. C. A. Hamilton and F. L. Lloyd, “100 GHz binary counter based on DC SQUID’S,” IEEE Electron Device Lett., vol. EDL-3, pp. 335–338, Nov. 1982.
32. Y. Hatano, Y. Harada, K. Yamashita, and U. Kawabe, “A 4b x 4b multiplier and 3b counter in Josephson threshold logic,” in ISSCC Dig. Tech. Papers, Feb. 1986, pp. 196–197.
33. S. Kotani, N. Fujimaki, S. Morohashi, S. Ohara, and S. Hasuo, “Feasibility of an ultra-high-speed Josephson multiplier,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 98–103, Feb. 1987.
34. S. Kotani, N. Fujimaki, T. Imamura, and S. Hasuo, “A l ns Josephson 16 bit ALU,” in ISSCC Dig. Tech. Papers, Feb. 1987, pp. 61–62.
35. N. Fujimaki, S. Kotani, T. Imamura, and S. Hasuo, “Josephson 8-bit shift register,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 886–891, Oct. 1987.
36. N. Fujimaki, T. Imamura, and S. Hasuo, “Josephson pseudorandom bit sequence generator,” IEEE J. Solid-State Circuits, vol. SC-23, pp. 852-858, June 1988.
37. S. Kotani, N. Fujimaki, T. Imamura, and S. Hasuo, “A Josephson 4b microprocessor,” in ISSCC Dig. Tech. Papers, Feb. 1988, pp. 150–151.
38. P. C. Arnett and D. J. Herrell, “Regulated ac power for Josephson interferometer latching logic circuits,” IEEE Trans. Magn., vol. MAG-15, pp. 554–557, Jan. 1979.
39. K. H. Lofstrom and T. Van Duzer, “Josephson logic circuit with a sinusoidal current supply,” IEEE Trans. Magn., vol. MAG-13, pp. 597-600, Jan. 1977.
40. Y. Okada, Y. Hamazaki, and E. Sogawa, “Two-phase pulsed power supply system and its merits,” Bull. Electrotech. Lab., vol. 48, no. 65–71, 1984.
41. H. Yamada and T. Tanaka, “Proposal of dual-powered superconducting logic circuits,’’ IEEE J. Solid-State Circuits, vol. SC-20, pp. 833–836, Aug. 1985.
42. Y. Akahori and K. Hohkawa, “A Josephson dual-phase ac-powered logic network using special latch circuit,’’ IEEE Trans. Electron Devices, vol. ED-32, pp. 2339–2344, Nov. 1985.
43. M. Gurvitch, M. A. Washington, and H. A. Huggins, “High quality refractory Josephson tunnel junctions utilizing thin aluminum layers,” Appl. Phys. Lett., vol. 42, pp. 472–474, Mar. 1983.
44. S. Morohashi, F. Shinoki, A. Shoji, M. Aoyagi, and H. Hayakawa, “High quality Nb/AlO x /Nb Josephson junction,” Appl. Phys. Lett., vol. 46, 1179–1181, June 1985.
45. S. Morohashi and S. Hasuo, “Experimental investigations and analysis for high-quality Nb/A1O x /Nb Josephson junctions,” J. Appl. Phys., vol. 61, pp. 4835–4849, 1987.
46. T. Imamura et al., “Fabrication technology for lead-alloy Josephson devices for high-density integrated circuits,” J. Appl. Phys., vol. 59, pp. 1720–1748, Mar. 1986.
47. H. Hoko, A. Yoshida, H. Tamura, T. Imamura, and S. Hasuo, “Material dependence of initial failure rates of Josephson junctions,” in Extended Abstracts 18th Conf. Solid State Devices Materials (Tokyo, 1986), pp. 447–450.
48. H. Ko and T. Van Duzer, “Miniaturization of Josephson logic circuits,” IEEE Trans. Magn., vol. MAG-21, pp. 725–728, Mar. 1985.
49. H. Ko and T. Van Duzer, “Miniaturization of Josephson current injection (CIL) logic circuits,” in Proc. IEEE Int. Conf. Computer Design: VLSI in Computers (New York, Oct. 31-Nov. 3, 1983), pp. 574–578.
50. W. H. Chang, “The inductance of a superconducting strip transmission line,” J. Appl. Phys., vol. 50, 8129–8134, Dec. 1979.
51. E. P. Harris, “Tum-on delay of Josephson interferometer logic de-vices,” IEEE Trans. Magn., vol. MAG-15, pp. 562–565, Jan. 1979.
52. P. Migny and B. Placais, “Turn-on delay for Josephson logic devices with high damping,” Electron. Lett., vol. 18, pp. 777–779, Sept. 1982.
53. D. G. McDonald, R. L. Peterson, C. A. Hamilton, R. E. Harris, and R. L. Kautz, “Picosecond applications of Josephson junctions,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1945–1965, Oct. 1980.
54. J. H. Magerlein, “Specific capacitance of Josephson tunnel junctions,” IEEE Trans. Magn., vol. MAG-17, 286–289, Jan. 1981.
55. Fujitsu Network Analysis Program, 60-AR-0250-1.
56. H. Yamada, Y. Ichimiya, and A. Ishida, “Josephson dual rail two-bit adder circuit utilizing magnetically coupled or-and gates,” IEEE Trans. Electron Devices, vol. ED-31, 307–310, Mar. 1984.
57. E. Sogawa, H. Nakagawa, S. Takada, and H. Hayakawa, “A new Josephson timed inverter with four-junction logic (4JL) gate,” Japan. J. Appl. Phys., vol. 22, pp. L642-644, Oct. 1983.
58. H. C. Jones and T. R. Gheewala, “AC powered Josephson latch circuits,” IEEEJ. Solid-State Circuits, vo l. SC-17, pp. 1201–1210, Dec. 1982.
59. Y. Harada, Y. Hatano, K. Yamashita, M. Hirano, and U. Kawabe, “A Josephson logic array,” Trans. IECE Japan (Section E), vol. E68, 476–483, July 1985.
60. J. X. Przybysz and R. D. Blaugher, “Josephson data latch for frequency agile shift registers,” IEEE Trans. Magn., vol. MAG-23, pp. 777–780, Mar. 1987.
61. C. A. Hamilton, F. L. Lloyd, and R. L. Kautz, “Analog measurement applications for high speed Josephson switches,” IEEE Trans. Magn., vol. MAG-17, pp. 577–582, Jan. 1981.
62. J. X. Przybysz and R. D. Blaugher, “Josephson shift register for high speed serial memory,” in Extended Abstracts Int. Superconductivity Electron. Conf. (ISEC’87) (Tokyo, Aug. 1987), pp. 53–56.
63. E. Fang, V. Nandakumar, D. A. Petersen, andT. Van Duzer, “High-speed A/D converters and shift registers,” in Extended Abstracts Int. Superconductivity Electron. Conf. (ISEC’87) (Tokyo, Aug. 1987), pp. 325–328.
64. R. E. Jewett and T. Van Duzer, “Low-probability punchthrough in Josephson junctions,” IEEE Trans. Magn., vol. MAG-17, pp. 599-602, Jan. 1981.
65. E. P. Harris and W. H. Chang, “Punchthrough in Josephson logic devices,” IEEE Trans. Magn., vol. MAG-17, pp. 603–606, Jan. 1981.
66. M. A. Washington and T. A. Fulton, “Observation of flux trapping threshold in narrow superconducting thin films,” Appl. Phys. Lett., vol. 40, pp. 848–850, May 1982.
67. S. Bermon and T. R. Gheewala, “Moat-guarded Josephson SQUID’s,” IEEE Trans. Magn., vol. MAG-19, pp. 1160–1164, May 1983.
68. T. Ogasawara and L. Boesten, “Passive shielding of low magnetic fields,” Butsuri Physical Soc. Japan, vol. 28, pp. 1041-1049, 1973.
69. H. Hoko, T. Imamura, S. Ohara, and S. Hasuo, “Application of sputtered Si02 insulator to Nb/A10t/Nb Josephson junctions,” J. Appl. Phys., vol. 62, pp. 3432-3435, 1987.
70. T. Imamura, H. Hoko, and S. Hasuo, “Integration process for Josephson LSI based on Nb/A10r/Nb junctions,” in Extended Abstracts Int. Superconductivity Electron. Conf., 1987, pp. 57-62.
71. T. Imamura, H. Hoko, S. Ohara, S. Kotani, and S. Hasuo, “Fabrication technology for Josephson integrated circuits with Nb/A10r/Nb junctions,” in Superconductivity Electronics, K. Hara, Ed. Tokyo: Ohmsha, 1987, pp. 22-33.