Efficient One-Dimensional Systolic Array Realization of the Discrete Fourier Transform

IEEE Transactions on Circuits and Systems

Volumn 36, Issue 1, 1989, Pages 95-100

  Aboulnasr, Tyseer ^b   Steenaart, Willem ^b  

^a NATIONAL RESEARCH COUNCIL CANADA   (Canada)

^b UNIVERSITY OF OTTAWA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; INTEGRATED CIRCUITS, VLSI; MATHEMATICAL TRANSFORMATIONS--FOURIER TRANSFORMS;

DFT SYSTOLIC ARRAY; DISCRETE FOURIER TRANSFORM; ONE-DIMENSIONAL SYSTOLIC ARRAY;

SIGNAL PROCESSING;

EID: 0024479933     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/31.16566     Document Type: Article

References (17)

1. H. T. Kung, “Why systolic architectures?” Computer Mag., vol. 15, no. 1, pp. 37–45, Jan. 1982.
2. H. T. Kung, “Special purpose devices for signal and image processing: An opportunity in very large scale integration (VLSI),” in Proc. SPIE, (Real Time Signal Processing III), vol. 241, pp. 76–84, 1980.
3. R. B. Urquhart and D. Wood, “Systolic matrix and vector multiplication methods for signal processing,” Proc. Inst. Elec. Eng., vol. 131, pt. F, no. 6, pp. 623–631, Oct. 1984.
4. E. E. Swarztlander Jr., VLSI Signal Processing Systems. Norwell, MA: Kluwer- Academic, 1986.
5. C. D. Thompson, “Fourier transforms in VLSI,” IEEE Trans. Computers, vol. C-32, pp. 1047–1057, Nov. 1983.
6. S. Y. Kung, “An algorithm basis for systolic/wavefront array software,” in Proc. IEEE Int. Conf. ASSP, pp. 25A.2.1-2.4, May 1984.
7. T. E. Curtis and J. T. Wickenden, “Hardware-based Fourier transforms: Algorithms and architectures,” Proc. Inst. Elec. Eng., vol. 130, pt. F, no. 5, pp. 423–432, Aug. 1983.
8. H. T. Kung, in Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, ch. 8.
9. Y. S. Wu, A. G. Constantinides, T. E. Curtis, and L. J. Wu, “Architectural approach to alternate low-level primitive structures (ALPS) for acoustic signal processing,” Proc. Inst. Elec. Eng., vol. 131, pt. F, no. 3, pp. 327–333, June 1984.
10. J. S. Ward, “Number representations for prime length DFTs,” Electron. Lett., vol. 20, no. 7, pp. 301–302, Mar. 1984.
11. C. Tiefenthaler, “DSP chip runs Fourier transforms of nonstop input,” Electron. Products, vol. 30, no. 1, pp. 26–32, June 1987.
12. J. A. Beraldin, T. Aboulnasr, and W. Steenaart, “Efficient one-dimensional systolic array realization of the discrete Fourier transform,” in EUSIPCO Conf. Proc. (The Hague, The Netherlands), pp. 251–254, Sept. 2–5, 1986.
13. T. Willey, R. Chapman, H. Yoho, and D. Preis, “Systolic implementations for deconvolution, DFT and FFT,” Proc. Inst. Elec. Eng., vol. 132, pt. F, no. 6, pp. 466–472, Oct. 1985.
14. C. S. Burrus and T. W. Parks, DFT/FFT and Convolution Algorithms. New York: Wiley, 1984, ch. 2.
15. A. V. Oppenheim and R. W. Shafer, Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
16. D. Dubois and W. Steenaart, “Coefficient accuracy and error accumulation in stored-product digital filters,” in Proc. Colloque GRETS I (Colloque sur le traitement du signal et ses applications) (Nice, France), pp. 391–394, May 1983.
17. J. A. Beraldin, “VLSI systolic array architecture for the computation of the discrete Fourier transform,” M.A.Sc. thesis, Univ. of Ottawa, Canada, 1986.