Macromodeling CMOS Circuits for Timing Simulation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 7, Issue 12, 1988, Pages 1237-1249

  Brocco, Lynne M ^a   Mccormick, Steven P ^b   Allen, Jonathan ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRONIC CIRCUITS, DELAY TYPE; LOGIC DEVICES--GATES;

CMOS INTEGRATED CIRCUITS; SOFTWARE PACKAGE SPICE;

INTEGRATED CIRCUITS;

EID: 0024177601     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.16802     Document Type: Article

References (36)

1. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits”, Memo ERL-M520, Univ. of California, Berkeley, May 1975.
2. W. T. Weeks, A. J. Jimenez, G. W. Mahoney, D. Mehta, H. Qassemzadeh, and T. R. Scott, “Algorithms for ASTAP: A network analysis program”, IEEE Trans. Circuit Theory, vol. CT-11, pp. 628-634, 1973.
3. A. Patel, W. Bridgewater and R. Pokala, “Newton: Logic simulation with circuit simulation accuracy for ASIC design”, IEEE 1986 Custom Integrated Circuits Conf., Portland, OR, pp. 456-459, June 1986.
4. S. R. Nassif and S. W. Director, “WASIM: A Waveform Based Simulator for VLSIC's”, IEEE Int. Conf. on Computer-Aided Design, Santa Clara, CA, pp. 29-31, Nov. 1985.
5. M. D. Matson, “Macromodeling and optimization of digital MOS VLSI circuits”, Ph.D. dissertation, Massachusetts Institute of Technology, Feb. 1985.
6. M. D. Matson and L. A. Glasser, “Macromodeling and optimization of digital MOS circuits”, IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 659-678, Oct. 1986.
7. B. R. Chawla, H. K. Gummel, and P. Kozak, “MOTIS-An MOS timing simulator”, IEEE Trans. Circuits Syst., vol. CAS-22, pp. 901-910, Dec. 1975.
8. S. P. Fan, M. Y. Hsueh, A. R. Newton, and D. O. Pederson, “MO-TIS-C: A new circuit simulator for MOS LSI circuits”, in IEEE Int. Symp. on Circuits Systems, Phoenix, AZ, pp. 700-703, Apr. 1977.
9. C. F. Chen and P. Subramaniam, “The second generation MOTIS timing simulator-an efficient and accurate approach for general MOS circuits”, in IEEE Int. Symp. on Circuits and Systems, Montreal, Canada, pp. 538-542, May 1984.
10. C. J. R. Fyson and K. G. Nichols, “Simple Characterisation of Logic Gates for Use in Macrosimulation”, in IEEE Int. Conf. on Circuits and Computers, NY, pp. 189-192, Sept. 1982.
11. J. Rubinstein, P. Penfield, Jr., and M. A. Horowitz, “Signal delay in RC networks”, IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 202-211, July 1983.
12. P. Penfield, Jr. and J. Rubinstein, “Signal delay in RC tree networks”, in Caltech Conf. on VLSI, Pasadena, CA, pp. 269-283, Jan. 1981.
13. M. Horowitz, “Timing models for MOS circuits”, Ph.D. dissertation, Stanford University, Dec. 1983.
14. T. Lin, “A hierarchical timing simulation model for digital integrated circuits and systems”, Ph.D. dissertation, California Institute of Technology, Aug. 1984.
15. T. Lin and C. A. Mead, “Signal delay in general RC networks”, IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 331-349, Oct. 1984.
16. T. Lin and C. A. Mead, “Signal delay in general RC networks with application to timing simulation of digital integrated circuits”, Computer Sci. Dep. 5089 : TR : 83, California Inst, of Technology, 1983.
17. J. L. Wyatt, Jr., Signal Propagation Delay in RC Models for Inter connect.” in Circuit Analysis, Simulation and Design, Ed. A. Ruehli, North-Holland, 1987.
18. M. Horowitz, “Timing models for MOS pass networks”, in Proc. Int. Symp. on Circuits and Systems, pp. 198-201, 1983.
19. R. E. Bryant, “An algorithm for MOS logic simulation”, Lambda, Fourth Quarter 1980, pp. 46-53.
20. W. Elmore, “The transient response of damped linear networks with particular regard to wideband amplifiers”, J. Appl. Phys., vol. 19, Jan. 1948, pp. 55-63.
21. R. E. Bryant, “A switch-level model and simulator for MOS digital systems”, IEEE Trans. Computers, vol. C-33, pp. 160-177, Feb. 1984.
22. C. J. Terman, “Simulation tools for digital LSI design”, Ph.D. dissertation, Massachusetts Inst, of Technology, Oct. 1983.
23. C. S. Bamji, “A design by example regular structure generator”, in IEEE 22nd Design Automation Conf., Las Vegas, NV, pp. 16-22, June 1985.
24. J. L. Wyatt, Jr., “Signal delay in RC mesh networks”, IEEE Trans. Circuits Syst., vol. CAS-32, pp. 507-510, May 1985.
25. T. Tokuda, K. Okazaki, K. Sakashita, I. Ohkura and T. Enomoto, “Delay-time modeling for ED MOS logic LSI”, IEEE Trans. Computer-Aided Design, vol. CAD-2, pp. 129-134, July 1983.
26. J. K. Ousterhout, “Switch-level delay models for digital MOS VLSI”, in IEEE 21st Design Automation Conf., 1984, pp. 542-548.
27. A. E. Ruehli, A. L. SangiovannIVincentelli, and G. Rabbat, “Time analysis of large-scale circuits containing one-way macromodels”, IEEE Trans. Circuits Syst., vol. CAS-29, pp. 185-189, Mar. 1982.
28. A. E. Ruehli, R. B. Rabbat, and H. Y. Hsieh, “Macromodelling An approach for analysing large scale circuits”, Computer-Aided Design, vol. 10, pp. 121-130, Mar. 1978.
29. J. K. Ousterhout, “A switch level timing verifier for digital MOS VLSI”, IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 336-349, July 1985.
30. A. E. Ruehli and G. S. Ditlow, “Circuit analysis, logic simulation, and design verification for VLSI”, Proc. IEEE, vol. 71, pp. 34-48, Jan. 1983.
31. V. B. Rao, T. N. Trick, and I. N. Hajj, “A table-driven delay-operator approach to timing simulation of MOS VLSI circuits”, in IEEE Int. Conf. on Computer Design: VLSI in Computers, Port Chester, NY, pp. 445-448, Oct. 1983.
32. D. Tsao and C. F. Chen, “A fast-timing simulator for digital MOS circuits”, IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 536-540, Oct. 1986.
33. R. Putatunda, “AUTODELAY: A second generation automatic delay calculation program for LSI/VLSI Chips”, in IEEE Int. Conf. on Computer-Aided Design, Santa Clara, CA, pp. 188-189, Nov. 1984.
34. “Automatic calculation of delay in custom generated LSI/VLSI Chips”, in IEEE Int. Conf. on Circuits and Computers, NY, pp. 193-196, Sept. 1982.
35. “AUTODELAY: A Program for Automatic calculation of delay in LSI/VLSI Chips”, in IEEE 19th Design Automation Conf, Las Vegas, NV, pp. 616-621, June 1982.
36. L. M. Brocco, “Macromodeling CMOS circuits for timing simulation”, Master's thesis, Massachusetts Inst, of Technology, June 1987.