Oversampling A-to-D and D-to-A Converters with Multistage Noise Shaping Modulators

IEEE Transactions on Acoustics, Speech, and Signal Processing

Volumn 36, Issue 12, 1988, Pages 1899-1905

  Uchimura, Kuniharu ^a   Hayashi, Toshio ^a   Kimura, Tadakatsu ^a   Iwat, Atsushi ^a  

^a NTT CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DATA CONVERSION, DIGITAL TO ANALOG; DELTA MODULATION; MODEMS; NOISE, SPURIOUS SIGNAL;

DELTA-SIGMA MODULATION LOOPS; MASH MODULATOR; MULTISTAGE NOISE SHAPING MODULATORS; QUANTIZATION NOISE;

DATA CONVERSION, ANALOG TO DIGITAL;

EID: 0024130720     PISSN: 00963518     EISSN: None     Source Type: Journal    
DOI: 10.1109/29.9034     Document Type: Article

References (15)

1. T. Misawa, J. E. Iwersen, L. J. Loporcaro, and J. G. Ruch, “Signalchip per channel codec with filters utilizing delta-sigma modulation,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 333-341, Aug. 1981
2. S. Tewksbury and R. W. Hallock, “Oversampled, linear predictive and noise-shaping coders of order N > 1,” IEEE Trans. Circuits Syst., vol. CAS-25, pp. 436–447, July 1978.
3. B. P. Agrawal and K. Shenoi, “Design methodology for sigma-delta-M,” IEEE Trans. Commun., vol. COM-31, pp. 360–370, Mar. 1983.
4. H. L. Fiedler and B. Hoefflinger, “A CMOS pulse density modulator for high-resolution A/D converters,” IEEE J. Solid-State Circuits. vol. SC-19, pp. 995–996, Dec. 1984.
5. J. C. Candy and O. J. Benjamin, “The structure of quantization noise from sigma-delta modulation,” IEEE Trans. Commun., vol. COM-29, Sept. 1981.
6. R. Gregorian and J. G. Gord, “A continuously variable slope adaptive delta modulation codec system,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 692–700, Dec. 1983.
7. J. W. Scott, W. L. C. Giancario, and C. G. Sodini, “A CMOS slope adaptive delta modulator,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1986, pp. 130–131.
8. B. A. Wooley and J. L. Henry, ”An integrated per-channel PCM encoder based on interpolation,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 14–20, Feb. 1979.
9. J. C. Candy, W. H. Ninke, and B. A. Wooley, ”A per-channel A/D converter having 15-segment µ-255 companding,” IEEE Trans. Commun., vol. COM-24, pp. 33–42, Jan. 1976.
10. A. Yukawa, R. Maruta, and K. Nakayama, “An oversampling A-to-D converter structure for VLSI digital CODEC’s,” in IEEE-IECEJ-ASJ ICASSP85 Proc., Mar. 1985, pp. 1400–1403.
11. K. Yamakido et al., “A voiceband 15b interpolate converter chip set,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1986, pp. 180–181.
12. L. van De Meeberg and D. J. G. Janssen, “PCM codec with on-chip digital filters,” in Proc. IEEE Int. Conf. Commun., vol. 2, June 1980, pp. 30.4.1-30.4.6.
13. J. C. Candy, “A use of double integration in sigma delta modulation,” IEEE Trans. Commun., vol. COM-33, pp. 249–258, Mar. 1985.
14. R. Koch and B. Heise, “A 120 kHz sigma delta A/D converter,” in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1986, pp. 138–139.
15. J. C. Candy and A. Huynh, “Double interpolation for digital-to-analog conversion,” IEEE Trans. Commun., vol. COM-34, pp. 77–81, Jan. 1986.