An Analog Trimming Circuit Based On A Floating-Gate Device

IEEE Journal of Solid-State Circuits

Volumn 23, Issue 6, 1988, Pages 1437-1440

  Säckinger, Eduard ^a   Guggenbühl, Walter ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS--DESIGN;

CMOS INTEGRATED CIRCUITS; DIFFERENTIAL AMPLIFIERS; FLOATING GATE DEVICES; TRIMMING CIRCUITS;

INTEGRATED CIRCUITS;

EID: 0024122968     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.90044     Document Type: Article

References (13)

1. P. Allen and D. Holberg, CMOS Analog Circuit Design, New York: Holt, Rinehart and Winston, 1987.
2. G. Erdi, “A precision trim technique for monolithic analog circuits,” IEEE J. Solid-state Circuits, vol. SC-10, pp. 412–416, Dec. 1975.
3. R. Pease, “A new Fahrenheit temperature sensor,” IEEE J. Solid-Stale Circuits, vol. SC-19, pp. 971–977, Dec. 1984.
4. E. Vittoz, “Dynamic analog techniques,” in VLSI Circuits for Telecommunication, Y. Tsividis and P. Antognetti, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1985, pp. 145–170.
5. R. Withers, D. Silversmith, and R. Mountain, “MNOS/CCD nonvolatile analog memory,” IEEE Electron Device Lett., vol. EDL-2, pp. 165–166, July 1981.
6. M. H. White, I. A. Mack, G. M. Borsuk, D. R. Lampe, and F. J. Kub, “Charged-coupled device ‘CCD’ adaptive discrete analog signal processing,” IEEE J. Solid-state Circuits, vol. SC-14, pp. 132–146, Feb. 1979.
7. C. Bleiker, “Analysis and modelling of the programming-, retention-, and endurance characteristics of floating-gate EEPROM cells,” Ph.D. Dissertation, Swiss Federal Institute of Technology ‘ETHZ’, Institut für Quantenelektronik, Hönggerberg, Zürich, 1987 ‘in German’.
8. C. Bleiker, J. Solo de Zaldivar, and H. Melchior, “Analysis and modelling of the programming-, the retention-, and the endurance characteristics of floating-gate EEPROM cell fabricated in the 3μm SACMOS technology,” to be published.
9. J. Hopfield and D. Tank, “Computing with neural circuits: A model,” Science, vol. 233, pp. 625–633, Aug. 1986.
10. G. Yaron, S. Prasad, M. Ebel, and B. Leong, “A 16k E2PROM employing new array architecture and designed-in reliability features,” IEEE J. Solid-state Circuits, vol. SC-17, pp. 833–840, Oct. 1982.
11. S. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981.
12. E. Säckinger and W. Guggenbühl, “A versatile building block: The CMOS differential difference amplifier,” IEEE J. Solid-state Circuits, vol. SC-22, pp. 287–294, Apr. 1987.
13. J. Sage and A. Cappon, “CCD analog-analog correlator with four-FET bridge multipliers,” Japan. J. Appl. Phys. vol. 19, Suppl. 19-1, pp. 265–268, 1980.