A Physical Short-Channel Model for the Thin-Film SOI MOSFET Applicable to Device and Circuit CAD

IEEE Transactions on Electron Devices

Volumn 35, Issue 11, 1988, Pages 1866-1875

  Veeraraghavan, Surya ^a,b   Fossum, Jerry G ^a  

^a UNIVERSITY OF FLORIDA   (United States)

^b MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS -- COMPUTER AIDED DESIGN; SEMICONDUCTOR DEVICES -- COMPUTER AIDED DESIGN; SOLID STATE DEVICES, THIN FILM -- COMPUTER AIDED DESIGN;

SHORT CHANNEL MODEL; SILICON-ON-INSULATOR; SILICON-ON-INSULATOR TECHNOLOGY; SPICE; TECAP;

SEMICONDUCTOR DEVICES, MOSFET;

EID: 0024106969     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.7399     Document Type: Article

References (25)

1. H. K. Lim and J. G. Fossum, “A charge-based large-signal model for thin-film SOI MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-32, p. 446, Feb. 1985.
2. K. Kato and K. Taniguchi, “Floating substrate effects on the characteristics of SOI MOSFET,” in Proc. 2nd Int. Workshop Future Electron Devices—SOI Technology 3D Integration (Mar. 19–21, 1985), p. 123.
3. K. Throngumchai, K. Asada, and T. Sugano, “Modeling of 0.1-m MOSFET on SOI structure using Monte Carlo simulation technique,” IEEE Trans. Electron Devices, vol. ED-33, p. 1005, July 1986.
4. G. A. Armstrong, R. S. Ferguson, and J. R. Davis, “A device simulator for silicon-on-insulator MOSFET’s,” in Simulation of Semiconductor Devices and Processes, vol. 2, K. Board and D. Owen, Eds. Swansea, U.K.: Pineridge, 1986, p. 449.
5. A device simulator for silicon-on-insulator MOSFET's
6. S. Veeraraghavan, J. G. Fossum, and W. R. Eisenstadt, SPICE simulation of SO1 MOSFET integrated circuits, IEEE Trans. Computer-Aided Design of ICAS, vol. CAD-5, p. 653, Oct. 1987.
7. B. J. Sheu, D. L. Scharfetter, P.-K. KO, and M.-C. Jeng, BSIM: Berkeley short-channel IGFET model for MOS transistors, IEEE J. Solid-State Circuits, vol. SC-22, p. 558, Aug. 1987.
8. TECAP 2E.00 Manuals, Hewlett-Packard Co., Santa Clara, CA, 1985.
9. L. W. Nagel, SPICE2: A computer program to simulate semiconductor circuits, Electron. Res. Lab., Univ. of California, Berkeley, ERL Memo. ERL-M520, May 1975.
10. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981.
11. C. R. Viswanathan, B. C. Burkey, G. Lubberts, and T. J. Tredwell, Threshold voltage in shon-channel MOS devices, IEEE Trans. Electron Devices, vol. ED-32, p. 932, May 1985.
12. D. Frohman-Bentchkowsky and A. S. Grove, Conductance of MOS transistors in saturation, IEEE Trans. Electron Devices. vol. ED-16, p. 108, Jan. 1969.
13. C. G. Sodini, P.-K. KO, and J. L. Moll, The effect of high fields on MOS device and circuit performance, IEEE Trans. Electron Devices, vol. ED-31, p. 1386, Oct. 1984.
14. S. C. Sun and J. D. Plummer, Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces, IEEE Trans. Electron Devices, vol. ED-27, p. 1497, Aug. 1980.
15. M. H. White, F. Van de Wiele, and J.-P. Lambot, High-accuracy MOS models for computer-aided design, IEEE Trans. Electron Devices, vol. ED-27, p. 899, May 1980.
16. S. Veeraraghavan, Modeling small-geometry silicon-on-insulator transistors for device and circuit computeraided design, Ph.D. dissertation, Univ. of Florida, Gainesville, 1988.
17. Y. A. El-Mansy and D. M. Caughey, Modelling weak avalanche multiplication currents in IGFETs and SOS transistors for CAD, in IEDM Tech. Dig., 1975
18. D. E. Ward and R. W. Dutton, A charge-oriented model for MOS transistor capacitances, IEEE J. Solid-Srate Circuits, vol. SC-13, p. 703, Oct. 1978.
19. J. G. Fossum, H. Jeong, and S. Veeraraghavan, Significance of the channel charge partition in the transient MOSFET model, IEEE Trans. Electron Devices, vol. ED-33, p. 1621, Oct. 1986.
20. D. FitzPatrick, SLICEISPICE2 Rev. 5.03, Harris Semiconductor Corp. Melbourne, FL, 1987.
21. W. Krull, private communication.
22. J. G. Fossum, S. Veeraraghavan, and D. FitzPatrick, Model selection for SO1 MOSFET circuit simulation, IEEE Trans. Compurer-Aided Design of ICAS, vol. CAD-7, p. 541, Apr. 1988.
23. H.-K. Lim and J. G. Fossum, Threshold voltage of thin-film silicon-on-insulator (Sol) MOSFETs, IEEE Trans. Electron Devices, Vol. ED-30, p. 1244, Oct. 1983
24. F. H. De La Moneda, H. N. Kotecha, and M. Shatzkes, Measurement of MOSFET constants, IEEE Electron Device Lett., vol. EDL-3, p. 10, Jan. 1982.
25. S. Veeraraghavan and J. G. Fossum, Amelioration of short-channel effects in thin-film SO1 MOSFETs, presented at the IEEE SOSiSOI Workshop, Durango, CO, Oct. 1987