A recursively scalable network VLSI implementation

Future Generation Computer Systems

Volumn 4, Issue 3, 1988, Pages 235-243

  Della Vecchia, G ^a   Sanges, C ^a  

^a CNR   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS, DIGITAL--PARALLEL PROCESSING; INTEGRATED CIRCUITS, VLSI--APPLICATIONS; MATHEMATICAL TECHNIQUES--TREES;

MESSAGE-PASSING ARCHITECTURES; RECURSIVELY SCALABLE NETWORK; VLSI IMPLEMENTATION; WK-RECURSIVE BASED NETWORK; WK-RECURSIVE TOPOLOGIES;

ELECTRIC NETWORKS, COMMUNICATION;

EID: 0024090845     PISSN: 0167739X     EISSN: None     Source Type: Journal    
DOI: 10.1016/0167-739X(88)90007-6     Document Type: Article

References (16)

1. Parallelism issues in multistyle computers
2. An integrated approach to the design of a massive parallelism system
3. HCRC-parallel computer prototype: architecture and programming techniques
4. Future computers logic data flow control flow?
5. Language constructs for a robust distributed environment and their semantics
6. Concurrent VLSI architectures
7. Recursively scalable networks for message passing architectures
8. A general class of processor interconnection strategies
9. Fault-tolerant multiprocessor link and bus network architectures
10. The transputer implementation of occam
11. Communicating sequential processes
12. An optimized broadcasting technique for WK-recursive topologies