CAPCAL-A 3-D Capacitance Solver for Support of CAD Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 7, Issue 5, 1988, Pages 549-556

  Seidl, Albert ^a   Klose, Helmut ^b   Svoboda, MiloŠ ^c   Oberndorfer, Joachim ^d   Rosner, Wolfgang ^d  

^a Institut für Festkörpertechnologie ^*  (Germany)

^b SIEMENS AG   (Germany)

^c FRAUNHOFER INSTITUTE FOR INTEGRATED CIRCUITS IIS   (Germany)

^d Software Consulting and Systems Analysis ^*  (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC FIELDS - MATHEMATICAL MODELS; INTEGRATED CIRCUITS, VLSI - COMPUTER AIDED DESIGN; MATHEMATICAL TECHNIQUES - FINITE DIFFERENCE METHOD;

3-D CAPACITANCE SOLVER; CAPCAL PROGRAM PACKAGE; EXAMPLE CAPACITANCE CALCULATIONS; MEMORY CELL WIRING;

COMPUTER SOFTWARE;

EID: 0024011516     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.3192     Document Type: Article

References (12)

1. R.M. Barrett, “Etched sheets as microwave components,” Electronics, vol. 25, pp. 114–118, June 1952.
2. S.B. Cohn, “Characteristic impedance of shielded strip transmission line,” IRE Trans. Microwave Theory Tech., vol. MTT-2, no. 2, pp. 52–57, July 1954.
3. H.A. Wheeler, “Transmission line properties of parallel strips separated by a dielectric sheet,” IEEE Trans. Microwave Theory Tech., vol. MTT-13, pp. 172–185, Mar. 1965.
4. F. Straker and S. Selberherr, “Capacitance computation for VLSI structures,” in Proc. Int. Conf. Simulation of Semiconductor Devices and Processes (Swansea, UK), July 1984, pp. 39–55.
5. M. Fukuma and R.H. Uebbing, “Wiring capacitance simulation in two and three dimensions,” presented at 1984 Symp. VLSI Technol., San Diego, CA, Sept. 10–12, 1984.
6. P.E. Cotrell and E.M. Buturla, “VLSI wiring capacitance,” IBM J. Res. Develop., vol. 29, no. 3, pp. 277–288, May 1985.
7. H. Hasegawa, “Properties of microstripline on Si-Si02 system,” IEEE Trans. Microwave Theory Tech., vol. MTT-19, pp. 869–881, 1971.
8. W. Fichtner, D.J. Rose, and R.E. Bank, “Semiconductor device simulation,” IEEE Trans. Electron Devices, vol. ED-30, pp. 10181030.
9. H. Klose and A. Seidl, “Combined process and device modeling,” Solid-State Electron., vol. 29, no. 3, 1986, pp. 371–375.
10. W. Hackbusch, “Ein iteratives Verfahren zur schnellen Auflösung elliptischer Randwertprobleme,” Math. Inst. Univ. Köln, 1976.
11. A. Seidl, “A multigrid method for the solution of the diffusion equation in VLSI process modeling,” IEEE Trans. Electron Devices, vol. ED-30, p. 999, 1983.
12. A. Björck and G. Dahlquist, Numerische Methoden. München/Wien: Oldenburg Verlag, 1972.