SIMPL-2: (S/Mulated Profiles from the LayoutVersion 2)

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 7, Issue 2, 1988, Pages 160-167

  Lee, Keunmyung ^a   Neureuther, Andrew R ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER GRAPHICS - COLOR; COMPUTER PROGRAMMING - ALGORITHMS; DATA PROCESSING - DATA STRUCTURES; DATABASE SYSTEMS; ETCHING;

CROSS-SECTIONAL PROFILE SIMULATION; GRAPHICS DISPLAY INTERFACE; LAYOUT-BASED CAD TOOLS; LINKED-POLYGONAL AND GRID-TYPE DATABASE; SIMULATED PROFILES FROM LAYOUT-VERSION 2 (SIMPL-2);

INTEGRATED CIRCUITS;

EID: 0023961236     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.3145     Document Type: Article

References (15)

1. M. A. Grimm, K. Lee. and A. R. Neureuther. “SIMPL-I (SIMulated Profiles from the layoutversion 1)”, presented at the Int. Electron Device Meeting, Dec. 1983.
2. C. A. Mead and L. A. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.
3. K. H. Keller, “KIC, A graphics editor for integrated circuits”, Masters Rep., Dep. of Elect. Eng. and Comp. Sc., Univ. California, Berkeley, CA, June 1981.
4. K. Lee and A. R. Neureuther, “SIMPL-2 (SIMulated Profiles from the Layoutversion 2)”, in 1985 Symp. on VLSI Technology, Dig. Technical Papers, Kobe, Japan, pp. 64-65, May 1985.
5. A. R. Neureuther, “Topography simulation tools”, Solid State Technology, pp. 71-75, Mar. 1986.
6. W. G. Oldham, S. N. Nandgankar, A. R. Neureuther, and M. O'Toole, “A general simulator for VLSI lithography and etching processes: Part 1Application to projection lithography”, IEEE Trans. Electron Devices, vol. ED-26, pp. 717-722, Apr. 1979.
7. W. G. Oldham, A. R. Neureuther, C. Sung, J. L. Reynolds, and S. N. Nandgaonkar, “A general simulator for VLSI lithography and etching processes: Part IIApplication to deposition and etching”, IEEE Trans. Electron Devices, vol. ED-27, pp. 1455-1459, Aug. 1980.
8. G. C. Billingsley, “Program reference for KIC”, Memo. UCB/ERL M83/62, Electron. Res. Lab., U.C. Berkeley, Oct. 1983.
9. D. Chin, M. R. Kump, H.-G. Lee, and R. W. Dutton, “Process design using two-dimensional process and device simulations”, IEEE Trans. Electron Devices, vol. ED-29, pp. 336-340, Feb. 1982.
10. S. Selberherr, A. Schuetz, H. W. Poetzl, “MINIMOS-A two-dimensional MOS transistor analyzer”, IEEE Trans. Electron Devices, vol. ED-27, pp. 1540-1550, Aug. 1980.
11. J. A. Greenfield and R. W. Dutton. “Nonplanar VLSI device analysis using the solution of Poisson's equation”, IEEE Trans. Electron Devices, vol. ED-27, pp. 1520-1532. Aug. 1980.
12. G. M. Koppelman, and M. A. Wesley, “OYSTER: A study of integrated circuits as three-dimensional structures”, IBM J. Res. Develop., vol. 27, no. 2, Mar. 1983.
13. A. R. Neurether, to be published.
14. B. E. Deal and A. S. Grove, “General relationship for the thermal oxidation of silicon”, J. Appl. Phys., vol. 36, no. 12, Dec. 1965.
15. D. Chin, S. Y. Oh, and R. W. Dutton, “A general solution method for two-dimensional nonplanar oxidation”, IEEE Trans. Electron Devices, vol. ED-30, pp. 993-998, Sept. 1983.