A Monolithic Hough Transform Processor Based on Restructurable VLSI

IEEE Transactions on Pattern Analysis and Machine Intelligence

Volumn 10, Issue 1, 1988, Pages 106-110

  Matthew Rhodes, F ^a   Dituri, Joseph J ^a   Chapman, Glenn H ^a   Emerson, Bruce E ^a   Soares, Antonio M ^a   Raffel, Jack I ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Application specific integrated circuits; Hough transform; image processing; VLSI; wafer scale integration

Indexed keywords

IMAGE PROCESSING; INTEGRATED CIRCUITS, MONOLITHIC - FABRICATION; INTEGRATED CIRCUITS, VLSI - APPLICATIONS; MATHEMATICAL TRANSFORMATIONS;

HOUGH TRANSFORM PROCESSOR; MONOLITHIC PROCESSOR; WAFER SCALE INTEGRATION;

COMPUTERS, MICROCOMPUTER;

EID: 0023869588     PISSN: 01628828     EISSN: None     Source Type: Journal    
DOI: 10.1109/34.3873     Document Type: Article

References (15)

1. D. H. Ballard, “Generalizing the Hough transform to detect arbitrary shapes”, Pattern Recognition, vol. 13, no. 2, pp. 111–122, 1981.
2. G. H. Chapman, “Laser linking technology for RVLSI”, in Proc. Workshop Wafer-Scale Integration, Southampton Univ., England, 1985.
3. L. S. Davis, T. R. Kushner, J. J. LeMoigne, and A. M. Waxman, “Road boundary detection for autonomous vehicle navigation”, Opt. Eng., vol. 25, no. 3, pp. 409–414, Mar. 1986.
4. J. J. Dituri, F. M. Rhodes, and D. E. Dudgeon, “Hough transform system”, in Proc. 1986 IEEE Workshop VLSI Signal Processing, Univ. Southern California, Nov. 1986.
5. R. O. Duda and P. E. Hart, “Use of the Hough transform to detect lines and curves in pictures”, Commun. ACM, vol. 15, pp. 11–15, 1972.
6. B. Frankel and S. L. Garverick, “LSH Users Manual”, Lincoln Lab. Project Rep. RVLSI-7, 1986.
7. S. L. Garverick and E. A. Pierce, “A single wafer 16-point 16 MHz FFT processor”, in Proc. 1983 IEEE CICC, Rochester, NY, 1983.
8. P. V. C. Hough, “Methods and means for recognizing complex patterns”, U.S. Patent 3069654, 1962.
9. “Two's complement pipeline multipliers”, IEEE Trans, on Commun., vol. COM-24, no. 4, pp. 418–425, Apr. 1976.
10. W. K. Pratt, Digital Image Processing. New York: Wiley, 1978.
11. J. I. Raffel, “The RVLSI approach to wafer-scale integration”, in Proc. Workshop Wafer-Scale Integration, Southampton Univ., England, 1985.
12. J. I. Raffel et al., “A wafer-scale digital integrator using restructurable VLSI”, IEEE Trans. Electron. Devices, vol. ED-32, no. 2, pp. 479–486, 1985.
13. F. M. Rhodes, “Applications of RVLSI to signal processing”, in Proc. Workshop Wafer-Scale Integration, Southampton Univ., England, 1985.
14. A. Waxman, W. C. Lau, and F. M. Rhodes, Work in progress in conjunction with B. U. Laboratory for Sensory Robotics.
15. A. H. Anderson, “Computer aided design and testing for RVLSI”, in Proc. Workshop Wafer-Scale Integration, Southampton Univ., England, 1985.