Bounds and Analysis of Aliasing Errors in Linear Feedback Shift Registers

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 7, Issue 1, 1988, Pages 75-83

  Williams, Thomas W ^a   Daehn, Wilfried ^b   Gruetzner, Matthias ^c   Starke, Cordt W ^c  

^a IBM   (United States)

^b LEIBNIZ UNIVERSITY HANNOVER   (Germany)

^c IBM   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC TESTING; MATHEMATICAL TECHNIQUES - ERROR ANALYSIS; MATHEMATICAL TRANSFORMATIONS - Z TRANSFORMS; PROBABILITY;

ALIASING ERRORS; ERROR PROBABILITY; LINEAR FEEDBACK SHIFT REGISTERS (LFSR); PRIMITIVE POLYNOMIALS; SIGNATURE ANALYSIS REGISTERS;

COMPUTERS, DIGITAL;

EID: 0023869357     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.3132     Document Type: Article

References (16)

1. R. David, “Feedback shift register testing”, in Proc. FTCS 8, (Toulouse, France), pp. 103-107, June 1978.
2. J. E. Smith, “Measures of the effectiveness of fault signature analysis”, I.E.E.E. T.C., pp. 510-514, June 1980.
3. S. W. Golomb, Shift Register Sequences. Holden-Day 1967.
4. R. David, “Signature analysis of multioutput circuits”, in Proc. FTCS 14, (Orlando, FL) pp. 366-371, June 1984.
5. A. V. Oppenheim and R. W. Schaefer, Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975.
6. T. W. Williams, W. Daehn, M. Gruetzner, and C. W. Starke, “Comparison of aliasing errors for primitive and nonprimitive polynomials”, in Proc. Int. Test Conf, pp. 282-288, Sepot. 1986.
7. T. L. Booth, Sequential Machines and Automata Theory. New York: Wiley, 1967.
8. R. A. Frohwerk, “Signature analysis: A new digital field services method”, Hewlett-Packard J., pp. 2-8, May 1977.
9. J. P. Hayes, “Check sum test methods”, in Proc. FTCS 6, Pittsburgh, PA, pp. 114-119, June 1976.
10. J. Savir, “Syndrome-testable design of combinational circuits”, I.E.E.E. Trans. Computers, pp. 442-451, June 1980.
11. A. K. Suskind, “Testing by verifying Walsh coefficients”, in Proc. FTCS-11, pp. 206-208, June 1981.
12. R. David, “Testing by feedback shift register”, I.E.E.E. Trans. Computers, pp. 669-673, July 1980.
13. K. P. Parker, “Compact testing: Testing with compressed data”, in Proc. FTCS 6, Pittsburgh, pp. 93-98, June 1976.
14. W. C. Carter, “The ubiquitous parity bit”, in Proc. FTCS 12, Portland, June 1982.
15. N. Benowitz, D. Calhoun, G. Alderson, J. Bauer and C. Joeckel, “An Advanced Fault Isolation System for Digital Logic”, I.E.E.E., May 1975, pp. 489-497.
16. B. Koenemann, J. Mucha and G. Zwiehoff, “Built-in Test for Complex Digital Integrated Circuits”, I.E.E.E. J. Solid State Circuits, June 1980, pp. 315-319.