METASTABLE BEHAVIOR IN DIGITAL SYSTEMS.

IEEE Design and Test of Computers

Volumn 4, Issue 6, 1987, Pages 4-19

  Kleeman, Lindsay ^a   Cantoni, Antonio ^a  

^a UNIVERSITY OF NEWCASTLE   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

DECISION THEORY AND ANALYSIS; LOGIC CIRCUITS - FAILURE; PROBABILITY;

EXTENDED DECISION TIME; METASTABLE FAILURE; SYNCHRONIZATION FAILURE PROBABILITY;

ELECTRONIC CIRCUITS, DIGITAL;

EID: 0023549322     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.1987.295189     Document Type: Article

References (25)

1. G.R. Couranz D.F. Wann “Theoretical and Experimental Behavior of Synchronizers Operating in the Metastable Region,” IEEE Trans. Computers 604 616 June 1975
2. I. Catt “Time Loss Through Gating of Asynchronous Logic Signal Pulses,” IEEE Trans. Electronic Computers 108 111 Feb. 1966
3. S.H. Unger “Asynchronous Sequential Switching Circuits With Unrestricted Input Changes,” IEEE Trans. Computers 1437 1444 Dec. 1971
4. L.R. Marino “The Effect of Asynchronous Inputs on Sequential Network Reliability,” IEEE Trans. Computers 1082 1090 Nov. 1977
5. M. Cortes “Properties of Transient Errors Due to Power Supply Disturbances,” Proc. Int'l Conf. on Circuits and Systems Proc. Int'l Conf. on Circuits and Systems 1986-May
6. T.J. Chaney C.E. Molnar “Anomalous Behavior of Synchronizer and Arbiter Circuits,” IEEE Trans. Computers 421 422 Apr. 1973
7. T.J. Chaney “Comments on `A Note on Synchronizer and Interlock Maloperation',” IEEE Trans. Computers 802 804 Oct. 1979
8. W.I. Fletcher An Engineering Approach to Digital Design 484 1980 Prentice-Hall N.J., Englewood Cliffs
9. L.R. Marino “General Theory of Metastable Operation,” IEEE Trans. Computers 107 115 Feb. 1981
10. L. Kleeman A. Cantoni “On the Unavoidability of Metastable Behavior,” IEEE Trans. Computers 109 111 Jan. 1987
11. C. Mead L. Conway Introduction to VLSI Systems 1980 Addison-Wesley Mass., Reading
12. M. Pechoucek “Anomalous Response Times of Input Synchronizers,” IEEE Trans. Computers 133 139 Feb. 1976
13. H.J.M. Veendrick “The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate,” IEEE J. Solid-State Circuits 168 176 Apr. 1980
14. F.U. Rosenberger T.J. Chaney “Flip-Flop Resolving Time Test Circuit,” IEEE J. Solid-State Circuits 731 738 Aug. 1982
15. T.J. Chaney “Measured Flip-Flop Responses to Marginal Triggering,” IEEE Trans. Computers 1207 1209 Dec. 1983
16. Microsystems Components Handbook 1 3 315 1984 Intel Corp. Calif., Santa Clara
17. D.A. Laws P. Alfke Bipolar Microprocessor Logic and Interface Data Book 8-4 8-7 1983 Calif., Sunnyvale
18. G. Elineau W. Wiesbeck “A New JK Flip-flop for Synchronizers,” IEEE Trans. Computers 1277 1278 Dec. 1977
19. W. Lim J.R. Cox “Clocks and the Performance of Synchronisers,” Proc. IEE 57 64 Proc. IEE 1983-Mar.
20. M.J. Stuck J.R. Cox “Synchronization Strategies,” Proc. Caltech Conf. on VLSI 375 393 Proc. Caltech Conf. on VLSI 1979-Jan.
21. R.L. Adams D.R. Castaldo G.W. Kurtz “Real-Time Detection of Latch Resolution Using Threshold Means,” June 1970 US Patent 3,515,998
22. G.G. Freeman “Two CMOS Metastable Sensors,” May 1986 CRC Tech. Report No. 86-4 Dept. of Electrical Engineering and Computer Science, Stanford Univ.
23. P.A. Stoll “How to Avoid Synchronizer Problems,” VLSI Design 56 59 Nov. 1982
24. J.F. Wakerly “Transient Failure in Triple Modular Redundancy Systems With Sequential Modules,” IEEE Trans. Computers 570 573 May 1975
25. L. Kleeman A. Cantoni “Can Redundancy and Masking Improve the Performance of Synchronizers?,” IEEE Trans. Computers 643 646 July 1986