Augmented Shuffle-Exchange Multistage Interconnection Networks

Computer

Volumn 20, Issue 6, 1987, Pages 30-40

  Kumar, V P ^a   Reddy, S M ^b  

^a LUCENT TECHNOLOGIES   (United States)

^b UNIVERSITY OF IOWA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE ROUTING CONTROL; AUGMENTED SHUFFLE-EXCHANGE NETWORKS; MULTISTAGE INTERCONNECTION NETWORKS; NETWORK FAULT TOLERANCE; REQUEST GENERATION PROBABILITY;

COMPUTER SYSTEMS, DIGITAL - PARALLEL PROCESSING; PROBABILITY; REDUNDANCY;

COMPUTER NETWORKS;

EID: 0023366874     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.1987.1663588     Document Type: Article

References (11)

1. T. Feng, “A Survey of Interconnection Networks,” Computer, Dec. 1981, pp. 12–27.
2. D.H. Lawrie, “Access and Alignment of Data in an Array Processor,” IEEE Trans. Computers, Dec. 1975, pp. 1145–1155.
3. J.H. Patel, “Performance of Processor-Memory Interconnections for Multiprocessors,” IEEE Trans. Computers, Oct. 1981, pp. 771–780.
4. C. Wu and T. Feng, “On a Class of Multistage Interconnection Networks,” IEEE Trans. Computers, Aug. 1980, pp. 696–702.
5. G.B. Adams, D.P. Agrawal, and H.J. Siegel, “A Survey and Comparison of Fault-Tolerant Multistage Interconnection Networks,” Computer, this issue.
6. D.S. Wise, “Compact Layout of Banyan/FFT Networks,” Proc. CMU Conf. VLSI Systems and Computations, computer Science Press, Rockville, Md., 1981, pp. 186–195.
7. S.M. Reddy and V.P. Kumar, “On Fault-Tolerant Multistage Interconnection Networks,” Proc. 1984 Int'l Conf. on Parallel Processing, Computer Society Press, Washington, D.C., 1984, pp. 155–164.
8. L.N. Bhuyan and D.P. Agrawal, “Design and Performance of Generalized Interconnection Networks,” IEEE Trans. Computers, Dec. 1983, pp. 1081–1090.
9. V.P. Kumar and S.M. Reddy, “Design and Analysis of Fault-Tolerant Multistage Interconnection Networks with Low Link Complexity,” Proc. 12th Ann. Int'l Symp. Computer Architecture, Computer Society Press, Washington, D.C., 1985, pp. 376–386.
10. V.P. Kumar, “On Highly Reliable, High Performance Multistage Interconnection Networks,” PhD thesis, University of Iowa, Dec. 1985.
11. S.R. Ahuja, “S/NET: A High Speed Interconnect for Multiple Computer,” IEEE J. Selected Areas in Communication, Dec. 1983, pp. 751–756.