Asynchronous VLSI Neural Networks using Pulse-Stream Arithmetic

IEEE Journal of Solid-State Circuits

Volumn 23, Issue 3, 1988, Pages 688-697

  Murray, Alan F ^a   Smith, Anthony V W ^a  

^a Department of Electrical Engineering University of Edinbur ^*  (Saint Kitts and Nevis)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS VLSI; PULSE-STREAM ARITHMETIC; VLSI NEURAL NETWORKS;

SYSTEMS SCIENCE AND CYBERNETICS - NEURAL NETS;

INTEGRATED CIRCUITS, VLSI;

EID: 0023361987     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.307     Document Type: Article

References (24)

1. S. Grossberg, “Some physiological and biochemical consequences of psychological postulates,” Proc. Nat. Acad. Sci. U.S., vol. 60, pp. 758–765, 1968.
2. J. J. Hopfield, “Neural networks and physical systems with emergent collective computational abilities,” Proc. Nat. A cad. SCI. U.S., vol. 79, pp. 2554–2558, Apr. 1982.
3. R. P. Lippmann, “An introduction to computing with neural nets,” IEEE ASSP Maxazine, vol. 4, pp. 4–22, Apr. 1987.
4. S. Grossberg, in Stuies of Mind and Brain. Dordrecht, The Netherlands: Reidel, 1982.
5. D. J. Wallace, “Memory and learnig in a class of neural network models,” in Proc. Workshop Lattice Gauge Theory: A Challenge in I.arge Scale Computing, Nov. 19R5. pp. 313–331.
6. P. Y. Grant and J. P. Sage, “A comparison of neural network and matched filter processing for detecting lines in images,” in AlP Conf. Proc, vol. 151, Neural Networks for Computing, Snowbird, John S. Denker, E. New York: American Ins\. of Physics, 1986, pp. 194–199.
7. G. A. Carpenter and S. Grossberg. “A massively parallel architecture for a self-orgasing neural patter recognition machine,” Computer Vision, Graphics and Image Processing, vol. 37, pp. 54–116, 1987.
8. R. S. Sutton and A. G. Barto, “Toward a modem theory of adaptive networks: Expectation and prediction.” Psychol. Rev.: vol. 88, pp. 135–170, 1981.
9. D. E. Rumclhart, G. E. Hinton, and R. J. Williams, “Learnig internal representations by error propagation,” Parallel Distributed Processing: Explorations in the Microstructure of Cognition. vol. 1, pp. 318–362, 1986.
10. S. C. J. Garth, “A chipset for hg speed simulation of neural network systems,” presented at the IEEE Conf. Neural Networks, San Diego, CA. 1987.
11. A. F. Murray, A. V. W. Smith, and Z. F. Butler, “Bit-serial neural networks,” to be published in Proc. IEEE Conf. Neural Information Processing Systems — Natural and Synthetic ‘Denver, CO’, 1987.
12. M. A. Sivilotti, M. R. Emerling, and C. A. Mead, “VLSI architectures for implementation of neural networks,” in Proc. AlP Conf. Neural Networks for Computing, Snowbird, 1986, pp. 408–413.
13. M. Sivilotti, M. R. Emerling, and C. A. Mead, “A novel associative memory implemented using collective computation,” in Prof Chapel Hill Conf. VLSI, 1985, pp. 329–342.
14. M. A. Sivilotti, M. A. Mahowald, and C. A. Mead, “realtime visual computations using analog CMOS processing arrays,” private communication, 1987.
15. C. A. Mead, in Analog VLSI and Neural Systems, 1987, to be published.
16. W. Hubbard etal, “Electonic neural networks,” in Proc. All' Conf. Neural Networks for Computing, Snowbird. 1986, pp. 227–234.
17. H. P. Graf etal, “VLSI implementation of a neural network memory with several hundreds of neurons,” in Proc. AlP Conf. Neural Networks for Computing, Snowbird, 1986, pp 182–187.
18. H. P. Graf and P. de Vegvar, “A CMOS associative memory chip based on neural networks,” in ISSCC Dig. Tech Papers. 1987, pp. 304–305.
19. A. F. Murray and A. J. W. Srnith, “Asynchronous arithmetic for VLSI neural systems,” Electron. Lett., vol. 23, no. 12, p. 642, June, 1987.
20. A. F. Murray and A. V. W. Smith, “A novel computational and signalling method for VLSI neural networks,” presented at the European Solid State Circuits Conf., 1987.
21. J. P. Sage, K. Thompson. and R. S. Withers, “An artificial neural network integrated circuit based on MNOS/CCD principles,” in Proc. AlP Conf. Neural Networks for Computing, Snowbird, 1986, pp. 381–385.
22. A. Argranat and A. Yariv, “Semiparallel microelectronic implementation of neural network models using CCD technology.” Electron. Lett., vol. 23, no. 11, pp. 580–581, 1987.
23. Y. P. Tsividis and D. Anastassiou, “Switched-capacitor neural networks,” Electron. Lett., vol. 23, no. 18, pp. 958–959, 1987.
24. J. J. Hopfield and D. W. Tank. “Neural computation of decisions in optimisation problems,” Biol. Cybern., vol. 52, pp. 141–152, 1985.