An Integrated Logic Design Environment Based on Behavioral Description

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 6, Issue 3, 1987, Pages 322-336

  Nakamura, Yukihiro ^a  

^a NTT CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION LANGUAGES; LOGIC DEVICES - GATES;

ENVIRONMENT BASED INTEGRATED DESIGN; GATE-LEVEL CONNECTIVE DESCRIPTION; REGISTER TRANSFER LEVEL (RTL) BEHAVIORAL LANGUAGE; STRUCTURED FUNCTION DESCRIPTION LANGUAGE (SFL); UNIFICATION AND BACKTRACKING ALGORITHMS;

LOGIC DESIGN;

EID: 0023349316     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1987.1270277     Document Type: Article

References (22)

1. M. Breuer, A. Friedman, and A. losupovicz, “A survey of the state of the art of design automation,” IEEE Computer, pp. 58–75. Oct. 1981.
2. A. Yamada, “Design automation status in Japan,” in Proc. 18th Design Automation Conf., 1981, pp. 43–50.
3. T. Sudo, T. Ohtsuki, and S. Goto, “CAD system for VLSI in Japan,” Proc. IEEE, vol. 71, pp. 129–143, Jan. 1983.
4. W. M. vanCleemput, “A hierarchical language for the structural description of digital system,” in Proc. 14th Design Automation Conf., 1977, pp. 378–385.
5. M. R. Barbacci, “A comparison of register transfer languages for describing computers and digital systems,” IEEE' Trans. Comput., vol. C-24, pp. 137–150. Feb. 1975.
6. L. Hafer, and A. Parker, “Automated synthesis of digital hardware,” IEEE Trans. Comput., vol. C-31, pp. 93–109, Feb. 1982.
7. A. Nagle, R. Cloutier, and A. Parker, “Synthesis of hardware for the control of digital systems,” IEEE Trans. Computer-Aided Design, vol. CAD-1, no. 4, Oct. 1982.
8. W. M. vanCleemput, “Computer hardware description languages and their application,” in Proc. 16th Design Automation Conf., 1979, pp. 554–560.
9. S. Shiva, “Automatic hardware synthesis,” Proc. IEEE, vol. 71, pp. 76–87. Feb. 1983.
10. Y. Nakamura, K. Oguri, H. Nakanishi, and R. Nomura, “An RTL behavioral description based logic design CAD system with synthesis capability,” in Proc. 7th Int. Conf. Computer Hardware Description Languages, 1985, pp. 64–78.
11. Y. Nakamura, Y. Sakata, K. Oguri, H. Nakanishi, and R. Nomura, “A behavioral description based logic design system with synthesis capability,” Monograph of Technical Group on Systems and Circuit of Inst. Electron. Commun. Eng. Japan, CAS 84–136, 1984.
12. K. Oguri, Y. Nakamura, and R. Nomura, “Evaluation of behavior description based CAD system used in PROLOG machine logic design,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1986, pp. 116–119.
13. Y. Chu, “An ALGOL-like computer design language,” Commun. Ass. Comput. Mach., vol. 8, no. 10, pp. 607–615, 1965.
14. J. R. Duley and D. L. Dietmeyer, “A digital system design language (DDL),” IEEE Trans. Comma., vol. C-17. pp. 850–861, 1968.
15. S. Kato and T. Sasaki, “FDL: A structural behavior description language,” in Proc. 6th Int. Conf. Computer Hardware Description Languages, 1983, pp. 137–152.
16. HELIX 1.3: HHDL Reference Manual, SILVAR-LISCO, Palo Alto, CA, and Belgium, 1983.
17. M. R. Barbacci, “Instruction set processor specifications (ISPS): The notation and its applications,” IEEE Trans. Comput., vol. C-30, pp. 24–40, 1981.
18. S. Takagi, “Design method based logic synthesis,” in Proc. 7th Int. Conf. Computer Hardware Description Languages, 1985, pp. 49–63.
19. K. Taki et al., “Hardware design and implementation of the personal sequential inference machine (PSI).“ in Prot. Int. Conf. Fifth Generation Computer Systems, 1984.
20. Y. Kaneda, N. Tamura, K. Wada, and H. Matsuda, “Sequential Prolog machine PEK architecture and software system,” in Proc. Int. Workshop High-Level Computer Architecture 84, 1984.
21. E. Tick and D. H. Warren, “Towards a pipelined Prolog processor,” presented at Int. Symp. Logic Programming, 1984.
22. T. Hoshino, O. Karatsu, and T. Nakashima. “HSL-FX: A unified language for VLSI design.” in Proc. 7th Int. Conf. Computer Hardware Description Languages, 1985, pp. 321–336.