The Use of Computer Aids in IC Technology Evolution

Proceedings of the IEEE

Volumn 74, Issue 12, 1986, Pages 1730-1740

  Dutton, Robert W ^a   Pinto, Mark R ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIBLIOGRAPHIES; DEVICE SIMULATION;

COMPUTER AIDED DESIGN; COMPUTER SIMULATION;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 0022906261     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/PROC.1986.13688     Document Type: Article

References (58)

1. J. J. Ebers and J. L. Moll, Proc. IRE, vol. 42, no. 12, pp. 1761–1772, 1772, Dec. 1954.
2. H. K. J. lhantola and J. L. Moll, Solid-State Electron., vol. 7, p. 423, 1964.
3. W. L. Engl et al., Proc. IEEE, vol. 71, no. 10, 1983.
4. S. Selberherr, Analysis and Simulation of Semiconductor De-vices. Wien, Austria: Springer-Verlag, 1984.
5. D. P. Kennedy and R. R. O’Brien, IBM J. Res. Develop., vol. 9, pp. 179–186, 1965.
6. P. L. Shah, “Computer-aided design and optimization for semiconductor device fabrication (ed. by H. F. Huff and E. Sirth), Semiconductor Silicon, 1977.
7. D. A. Antoniadis, S. E. Hansen, R. W. Dutton, and A. G. Gon-zalez, “SUPREM I-A program for IC process modeling and simulation,” Stanford Electronics Lab., Stanford University, Tech. Rep., SEL 77–006, May 1977.
8. H. Ryssel et al., IEEE J. Solid-State Circuits, vol. SC-15, no. 4, pp. 549–557.
9. D. A. Antoniadis, S. E. Hansen, and R. W. Dutton, “SUPREM II-A program for IC process modeling and simulation,” Stan-ford Electronics Lab., Stanford University, Tech. Rep. SEL 78–020, 020, June 1978.
10. C. P. Ho, J. D. Plummer, S. E. Hansen, and R. W. Dutton, “VLSI process modeling-SUPREM III,” IEEE Trans. Electron De-vices, vol. ED-30, no. 11, Nov. 1983.
11. K. A. Salsburg and H. H. Hansen, IEEE Trans. Electron Devices, vol. ED-30, no. 9, pp. 1004–1011, 1983.
12. R. R. O'Brien etal., IBM J. Res. Develop., vol. 29, no. 3, pp. 229–241, 1985.
13. B. R. Penumalli, IEEE Trans. Electron Devices, vol. ED-30, no. 9, pp. 986–992, 1983.
14. J. Lorenz et al., “Composite-A complete modeling program of silicon technology,” IEEE Trans. Electron Devices, vol. ED-32, 32, no. 10, pp. 1977–1986, Oct. 1985.
15. B. C. Maldonado et al., IEEE Trans. Electron Devices, vol. ED-30, 30, no. 11, pp. 1462–1469, 1983.
16. R. Tielert, IEEE J. Solid-State Circuits, vol. SC-15, no. 4, pp. 544–548, 548, 1980.
17. D. J. Chin et al., IEEE Trans. Electron Devices, vol. ED-29, no. 2, pp. 336–340, 1982.
18. P. H. Langer and J. I. Goldstein, J. Electrochem. Soc., vol. 121, no. 4, pp. 563, Apr. 1974.
19. S. Onga and K. Taniguchi, “A three-dimensional process sim-ulator and its application to submicron VLSI’s,” in Tech. Dig. 1985 Symp. on VLSI Technology, paper VI-7, pp. 68–69.
20. W. G. Oldham et al., “A general simulator for VLSI lithog-raphy and etching processes: Part I: Applications to projection lithography,” IEEE Trans. Electron Devices, vol. ED-26, p. 717, Apr. 1979. W. G. Oldham, et al., “A general stimulator for VLSI lithog-raphy and etching processes: Part II: Application to depo-sition and etching,” IEEE Trans. Electron Devices, vol. ED-27, p. 1455, Aug. 1980.
21. S. M. Hu et al., J. App!. Phys., vol. 54, no. 12, pp. 6912–6922, 1983.
22. E. Takeda et al., “High field effects in MOSFET’s,” in Tech. Dig. IEEE lnt. Electron Device Meet., paper 3.4, pp. 60–63 (Dec. 1–4, 1985).
23. B. L. Gregory and B. D. Shafer, IEEE Trans. Nuclear Sci., vol. NS-20, pp. 293–299, 1973.
24. T. C. May and M. H. Woods, IEEE Trans. Electron Devices, vol. ED-26, no. 1, pp. 2–9, 1979.
25. R. K. Cook and J. Frey, IEEE Trans. Electron Devices, vol. ED-29, 29, pp. 970–977, 1982.
26. R. C. Eden, Proc. IEEE, vol. 70, p. 5, 1982.
27. H. Kroemer, Proc. IEEE, vol. 70, p. 13, 1982.
28. D. Delagebeeandenf et al., IEEE Electron Device Lett., vol. 1, no. 6, p. 667, 1980.
29. K. Blotekjaer, IEEE Trans. Electron Devices, vol. ED-17, p. 38, 1970.
30. C. S. Rafferty etal., “Iterative methods in semiconductor de-vice simulation,” IEEE Trans. Electron Devices, vol. ED-32, no. 10, pp. 2018–2077, Oct. 1985.
31. C. Moglestue, “Monte Carlo particle modeling of small semi-conductor devices,” Comp. Meth. App!. Mech. Eng., vol. 30, pp. 173–208, 1982.
32. M. Fukuma and R. H. Uebbing, “Two-dimensional MOSFET simulation with energy transport phenomena,” in Tech. Dig. IEEE Int. Electron Device Meet., paper 27.7, pp. 621–624 (Dec. 9–12, 1984).
33. Y. Matsumoto et at, “Optimized and reliable LDD structure for 1 gm NMOSFET based on substrate current analysis,” in Tech. Dig. IEEE Int. Electron Device Meet., paper 27.7, pp. 621–624 624 (Dec. 9–12, 1984).
34. S. Ogura et al., “Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transis-tor,” IEEE Trans. Electron Devices, vol. ED-27, no. 8, pp. 1359–1367, 1367, Aug. 1980.
35. L. C. Parrillo, “Process and device considerations for micron and submicron CMOS technology,” in Tech. Dig. IEEE Int. Electron Device Meet., paper 15.1, pp. 398–402 (Dec. 1-4,1985).
36. B. R. Penumalli, “Computer simulation in VLSI process mod-eling,” in Tech. Dig. IEEE Int. Electron Device Meet., paper 29.1, pp. 654–657 (Dec. 5–7, 1983).
37. R. Jerdonek et A, “Reduced geometry CMOS technology,” in Tech. Dig. IEEE Int. Electron Device Meet., paper 17.1, pp. 450–453 (Dec. 13–15, 1982).
38. A. Alvarez et al., “2 micron merged bipolar CMOS technol-ogy,” in Tech. Dig. IEEE Int. Electron Device Meet., paper 32.7, pp. 761–764 (Dec. 9–12, 1984).
39. D. B. Estreich, “The physics and modeling of latch-up and CMOS integrated circuits,” Ph.D. dissertation, Stanford University, Stanford, CA, 1980.
40. A. Wieder, C. Werner, and J. Harter, “Design model for bulk CMOS scaling enabling accurate latch-up prediction,” in Tech. Dig. IEEE Int. Electron Device Meet., pp. 34–35, 1981.
41. J. E. Hall, J. A. Seitchik, L. A. Arledge, and P. Yang, “An im-proved circuit model for CMOS latchup,” IEEE Electron De-vice Lett., vol. EDL-6, pp. 320–323, July 1985.
42. G. J. Hu, M. R. Pinto, and S. Kordic, “Two-dimensional sim-ulation of latchup in CMOS structures,” presented at the De-vice Research Conf., June 1982.
43. Y. Taur, W. H. Chang, and R. H. Dennard, “Characterization and modeling of a latch-up free 1-Am CMOS technology,” in Tech. Dig. Int. Electron Device Meet., p. 398, 1984.
44. M. R. Pinto and R. W. Dutton, “Accurate trigger condition analysis for CMOS latchup,” IEEE Electron Device Lett., vol. EDL-6, pp. 100–102, Feb. 1985.
45. R. E. Bank, W. M. Coughran, Jr., W. Fichtner, E. H. Grosse, D. J. Rose, and R. K. Smith, “Transient simulation of silicon de-vices and circuits,” IEEE Trans. Electron Devices, vol. ED-32, pp. 1992–2007, Oct. 1985.
46. E. C. Sangiorgi, M. R. Pinto, S. E. Swirhun, and R. W. Dutton, “Two-dimensional numerical analysis of latchup in a VLSI CMOS technology,” IEEE Trans. Electron Devices, vol. ED-32, pp. 2117–2130, Oct. 1985.
47. W. Fichtner, private communication.
48. J. F. Gibbons, “A critique of the theory of p-n-p-n devices,” IRE Trans. Electron Devices, vol. ED-11, pp. 406–413, Sept. 1964.
49. M. R. Pinto, C. S. Rafferty, and R. W. Dutton, “PISCES-II: Pois-son and continuity equation solver,” Stanford Electronics Lab., Stanford Univ., Tech. Rep., Sept. 1985.
50. M. R. Pinto, C. S. Rafferty, H. R. Yeager, and R. W. Dutton, “PISCES II-B: Supplementary report,” Stanford Electronics Lab., Stanford Univ., Tech. Rep., Sept. 1985.
51. R. R. Troutman, and H. P. Zappe, “A transient analysis of latchup in bulk CMOS,” IEEE Trans. Electron Devices, vol. ED-30, 30, pp. 170–179, 1983.
52. D. P. Kennedy et al., “A statistical approach to the design of diffusion junction transistors,” IBM J. Res. Develop., vol. 8, p. 482, 1964.
53. P. E. Fox et al., “Statistical analysis of propagation delay in digital integrated circuits,” in Tech. Dig. IEEE Int. Solid State Circuits Conf., paper WPM 6.3, pp. 66–67 (Feb. 16–18, 1972).
54. D. A. Divekar et al., “Experimental study of Gummel-Poon model parameter correlations for bipolar junction transis-tors,” IEEE J. Solid-State Circuit, vol. SC-12, no. 5, pp. 552–559, Oct. 1977.
55. S. N. Nasif et al., “FABRICS II: A statistically based IC fabri-cation process simulator,” IEEE Trans. Computer-Aided Des., vol. CAD-3, no. 1, pp. 40–46, Jan. 1984.
56. C. Clare, “Semi equipment communications standards (SECS I),” in Book of Semi Standards SEMI, Mountain View, CA, 1985.
57. H. L. Ossher etal. “FABLE: A programming language solution to IC process automation problems,” in Proc. SIGPLAN ‘83, June 1983.
58. M. Y. Tsai etal., “Shallow junctions by high dose as implants in Si: Experiments and modeling,” J. App!. Phys., vol. 51, no. 6, pp. 3230–3235, 1980.