메뉴 건너뛰기




Volumn 33, Issue 11, 1986, Pages 1710-1716

Study of the Quasi-Saturation Effect in VDMOS Transistors

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICES, MOS - COMPUTER AIDED ANALYSIS;

EID: 0022809306     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1986.22732     Document Type: Article
Times cited : (86)

References (10)
  • 1
    • 0022010259 scopus 로고
    • Quasi-saturation effect in high-voltage VDMOS transistors
    • Feb.
    • J. L. Sanchez, M. Gharbi, M. Tranduc, and P. Rossel, “Quasi-saturation effect in high-voltage VDMOS transistors,” IEE Proc., vol. 132, pt. I, no. 1, p. 42, Feb. 1985.
    • (1985) IEE Proc. , vol.132 , Issue.1 , pp. 42
    • Sanchez, J.L.1    Gharbi, M.2    Tranduc, M.3    Rossel, P.4
  • 2
    • 0019248558 scopus 로고
    • 2-D analysis of he negative resistance region of vertical power MOS-transistors
    • Dec.
    • A. W. Wieder, C. Werener, and J. T. Tihanyi, “2-D analysis of he negative resistance region of vertical power MOS-transistors,” in IEDM Tech. Dig., p. 95, Dec. 1980.
    • (1980) IEDM Tech. Dig. , pp. 95
    • Wieder, A.W.1    Werener, C.2    Tihanyi, J.T.3
  • 3
    • 84937647369 scopus 로고
    • A unipolar ‘field-effect’ transistor
    • Nov.
    • W. Shockley, “A unipolar ‘field-effect’ transistor,” Proc. IRE, vol. 40, p. 1365, Nov. 1952.
    • (1952) Proc. IRE , vol.40 , pp. 1365
    • Shockley, W.1
  • 4
    • 84941483823 scopus 로고    scopus 로고
    • The two-dimensional semiconductor simulator ATLAS
    • to be publish
    • J. D'Arcy, “The two-dimensional semiconductor simulator ATLAS,” to be published.
    • D'Arcy, J.1
  • 5
    • 0020588565 scopus 로고
    • Device modeling
    • Jan.
    • W. Engl, H. Dirks, and B. Meinerzhagen, “Device modeling,” Proc. IEEE, vol. 71, no. 1, p. 10, Jan. 1983.
    • (1983) Proc. IEEE , vol.71 , Issue.1 , pp. 10
    • Engl, W.1    Dirks, H.2    Meinerzhagen, B.3
  • 6
    • 84941456950 scopus 로고
    • Numerical aspects of IC process simulation
    • presented at the Joint SIAM-IEEE Electron Devices Soc. Conf. Numerical Simulation VLSI Devices, Boston MA, Nov.
    • B. R. Penumalli, “Numerical aspects of IC process simulation,” presented at the Joint SIAM-IEEE Electron Devices Soc. Conf. Numerical Simulation VLSI Devices, Boston MA, Nov. 1982.
    • (1982)
    • Penumalli, B.R.1
  • 7
    • 0000559560 scopus 로고
    • Optimization of breakdown voltage and on-resistance of VDMOS transistors
    • Dec.
    • M. N. Darwish and K. Board, “Optimization of breakdown voltage and on-resistance of VDMOS transistors,” IEEE Trans. Electron Devices, vol. ED-31, no. 12, p. 1769, Dec. 1984.
    • (1984) IEEE Trans. Electron Devices , vol.ED-31 , Issue.12 , pp. 1769
    • Darwish, M.N.1    Board, K.2
  • 8
    • 84941490928 scopus 로고
    • Optimum design of power MOSFET's
    • Dec.
    • C. Hu, M. Chi, and V. M. Patel, “Optimum design of power MOSFET's,” IEEE Trans. Electron Devices, vol. ED-31, no. 12, p. 1693, Dec. 1984.
    • (1984) IEEE Trans. Electron Devices , vol.ED-31 , Issue.12 , pp. 1693
    • Hu, C.1    Chi, M.2    Patel, V.M.3
  • 9
    • 0016510228 scopus 로고
    • Field distribution in field-effect transistor at large drain voltages
    • May
    • K. Lehovec and R. S. Miller, “Field distribution in field-effect transistor at large drain voltages,” IEEE Trans. Electron Devices, vol. ED-22, no. 5, p. 273, May 1975.
    • (1975) IEEE Trans. Electron Devices , vol.ED-22 , Issue.5 , pp. 273
    • Lehovec, K.1    Miller, R.S.2
  • 10
    • 36149003997 scopus 로고
    • Mobility of holes and electrons in high electric fields
    • June
    • E. J. Ryder, “Mobility of holes and electrons in high electric fields,” Phys. Rev., vol. 90, p. 766, June 1953.
    • (1953) Phys. Rev. , vol.90 , pp. 766
    • Ryder, E.J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.