|
Volumn CAD-6, Issue 5, 1986, Pages
|
EFFICIENT APPROACH TO GATE MATRIX LAYOUT.
a a a
a
NONE
|
Author keywords
[No Author keywords available]
|
Indexed keywords
INTEGRATED CIRCUITS - COMPUTER AIDED DESIGN;
CMOS INTEGRATED CIRCUITS;
DYNAMIC-NET-LISTS;
GATE MATRIX LAYOUT;
LAYOUT OPTIMIZATION;
MIN-NET-CUT ALGORITHM;
LOGIC DEVICES;
|
EID: 0022781657
PISSN: 02780070
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (2)
|
References (13)
|