Ultrahigh-Speed Logic Gate Family with Nb/Al-AlOx/Nb Josephson Junctions

IEEE Transactions on Electron Devices

Volumn 33, Issue 3, 1986, Pages 379-384

  Kotani, Seigo ^a   Fujimaki, Norio ^a   Imamura, Takeshi ^a   Hasuo, Shinya ^a  

^a Fujistu Limited ^*  (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

SUPERCONDUCTING DEVICES - JOSEPHSON JUNCTIONS;

MODIFIED VARIABLE THRESHOLD LOGIC; OR GATE;

LOGIC DEVICES;

EID: 0022683237     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1986.22498     Document Type: Article

References (15)

1. T. R. Gheewala, “Design of 2.5- μ m micrometer Josephson current injection logic (CIL),” IBM J. Res. Develop., vol. 24, no. 2, pp. 130–142, 1980.
2. S. S. Pei, “Logic delay of 5-μ m current-switched Josephson gates,” Appl. Phys. Lett., vol. 40, no. 8, p. 739, 1982.
3. J. Sone, T. Yoshida, S. Tahara, and H. Abe, “Logic delay of 5-μ m resistor-coupled Josephson logic,” Appl. Phys. Lett., vol. 41, no. 9, p. 886, 1982.
4. H. Nakagawa, T. Odake, E. Sogawa, S. Tanaka, and H. Hayakawa, “Sub-10 ps logic operation in Josephson four-junction logic (4JL) gates,” Japan. J. Appl. Phys., vol. 22, no. 5, p. L297, 1983.
5. Y. Tarutani, and U. Kawabe, “Ultrahigh speed direct coupled logic gate fabricated with NbN/Pb Josephson junctions,” Appl. Phys. Lett., vol. 44, no. 11, p. 1095, 1984.
6. K. Nagata, J. Nakano, Y. Mimura, I. Kodaka, S. Kubo, and F. Yan-agawa, “A 4.2-ps logic gate using new Pb-alloy Josephson IC technology,” IEEE Electron Device Lett., vol. EDL-6, no. 2, 94, 1985.
7. N. Fujimaki, S. Kotani, S. Hasuo, and T. Yamaoka, “9 ps gate delay Josephson or gate with modified variable threshold logic,” Japan. J. Appl. Phys., vol. 24, no. 1, p. L1, 1985.
8. S. Kotani, N. Fujimaki, T. Imamura, S. Hasuo, and T. Yamaoka,” 5.6 ps gate delay all refractory Josephson OR gate with modified variable threshold logic” Japan. J. Appl. Phys., vol. 24, no. 6, p. L421, 1985.
9. M. Gurvitch, M. A. Washington, and H. A. Huggens, “High quality refractory Josephson tunnel junctions utilizing thin aluminum layers,” Appl. Phys. Lett., vol. 42, no. 5, 472, 1983.
10. M. Aoyagi, A. Shoji, S. Kosaka, F. Shinoki, H. Nakagawa, S. Takada, and H. Hayakawa, “All niobium nitride Josephson junction with hydrogenated amorphous silicon barrier and its application to logic circuit,” Japan. J. Appl. Phys., vol. 23, no. 12, p. L916, 1984.
11. S. Morohashi, F. Shinoki, A. Shoji, M. Aoyagi, and H. Hayakawa, “High quality Nb/Al-AlO x /Nb Josephson junction,” Appl. Phys. Lett., vol. 46, no. 12, 1179, 1985.
12. D. Jillie, L. N. Smith, H. Kroger, L. W. Currier, R. L. Payer, C. Potter, and D. M. Shaw, “All-refractory Josephson logic circuits,” IEEE J. Solid-State Circuit, vol. SC-18, no. 2, p. 173, 1983.
13. H. Shibayama, S. Hasuo, and T. Yamaoka, “Formation of low defect density SiO x films for Josephson integrated circuits,” Appl. Phys. vol.
14. S. M. Faris, “Generation and measurement of ultrashort current pulses with Josephson devices,” Appl. Phys. Lett., vol. 36, no. 12, p. 1005, 1980.
15. S. Morohashi, J. Appl. Phys., submitted for publication.