Process-Based Three-Dimensional Capacitance Simulation—TRICEPS

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 5, Issue 1, 1986, Pages 215-220

  Uebbing, Reinhold H ^a   Fukuma, Masao ^b  

^a SIEMENS AG   (Germany)

^b NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS - COMPUTER AIDED DESIGN;

3-D CAPACITANCE SIMULATOR; TRICEPS SIMULATOR;

INTEGRATED CIRCUITS, VLSI;

EID: 0022562809     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1986.1270189     Document Type: Article

References (12)

1. ISSCC 1983 Panel, “Practical versus theoretical limits of VLSI’s,” in IEEE ISSCC Tech. Dig., pp. 211–212, 1983.
2. J. D. Meindl, “Theoretical, practical, and analogical limits in ULSI,” in IEEE IEDM, Tech. Dig., IEDM-83, pp. 8–13.
3. M. Horowitz and R. W. Dutton, “Resistance extraction from mask layout data,” IEEE-CAD-2, no. 3, pp. 145–150, July 1983.
4. S. Suzuki et al., “A 128-k word x 8 bit RAM,” in IEEE ISSCC Tech. Dig., 1984, Pap. ISSCC-84, 106–107.
5. R. L. M. Dang and N. Shigyo, “Coupting capacitances for two-dimensional wires,” IEEE Electron Device Lett., vol. EDL-2, no. 8, pp. 196–197, 1981.
6. M. Fukuma and R. H. Uebbing, “Wiring capacitance simulation in two and three dimensions,” in Dig. Tech. Pap. 1984 Symp. VLSI Tech., 1984, 24–25.
7. P. E. Cotrell, E. M. Buturla, and D. R. Thomas, “Multidimensional simulation of VLSI wiring capacitance,” in IEDM 82 Tech. Dig., 1982 Pap. IEEE IEDM-82, pp. 548–551.
8. J. M. McCormick and M. G. Salvadori, Numerical Methods in FOR-TRAN. Englewood Cliffs, NJ: Prentice-Hall, 1964.
9. G. D. Smith, Numerical Solution of Partial Differential Equations. New York and London: Oxford Univ. Press, 1965.
10. L. Lapidus and G. F. Pinder, Numerical Solution of Partial Differential Equations in Science and Engineering. New York: Wiley, 1982.
11. M. S. Mock, “A two-dimensional mathematical model of the insulated-gate field-effect transistor,” Solid-State Electron., vol. 16, pp. 601–609, 1973.
12. W. Fichtner, D. J. Rose, and R. E. Bank, “Semiconductor device simulation,” IEEE Trans. Electron Devices, vol. ED-30, pp. 1018–1030, 1983.