An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 5, Issue 1, 1986, Pages 5-14

  Yang, Ping ^a   Hocevar, Dale E ^a   Cox, Paul F ^a   Machala, Charles ^a   Chatterjee, Pallab K ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICES, MOS - COMPUTER AIDED DESIGN; STATISTICAL METHODS;

STATISTICAL CIRCUIT DESIGN;

INTEGRATED CIRCUITS, VLSI;

EID: 0022562544     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1986.1270172     Document Type: Article

References (20)

1. O. P. Van Driel, “Factor analysis as an initial tool to obtain models for circuit analysis,” in IEE Coll. Model Parameters for Circuit Analysis, London, England, Dig. 1981/25, pp. 1.1-1.6, Mar. 1981.
2. R. W. Dutton and D. A. Divekar, “Bipolar models for statistical IC design,” in Proc. NATO Advanced Study Institute on Process and Device Modeling for IC Design, Belgium, July 1977.
3. D. A. Divekar, R. W. Dutton, and W. J. McCalla, “Bipolar IC device statistics—An experimental study,” in Proc. IEEE ISCAS, Phoenix, AZ, 565–569, Apr. 1977.
4. A. Sobczak, “MOS IC device statistics—An experimental study,” in Proc. European Conf, on Circuit Theory and Design, The Hague, The Netherlands, pp. 587–592, Aug. 1981.
5. P. J. Rankin, “Statistical modeling for integrated circuits,'” Proc. Inst. Elect. Eng., vol. 129, pp. 186–191, Aug. 1982.
6. P. Yang and P. K. Chatterjee, “Statistical Modeling of Small Geometry Mosfets,” in IEEE Int. Electron Devices Meeting, pp. 286–289, Dec. 1982.
7. J. E. Leiss and P. K. Chatterjee,” A new approach to modeling ion implanted channels in MOSFET's and applications to sensitivity analysis,” in 40th Annual Device Research Conf. p. VA-4, 1982.
8. P. Cox, P. Yang, and P. K. Chatterjee, “Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits,” IEEE Int. Electron Devices Meeting, pp. 242–245, Dec. 1984.
9. P. Cox, P. Yang, S. S. Mahant-Shetti, and P. K. Chatterjee, “Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits,” IEEE Trans. Electron Devices, vol. ED-32, pp. 470–478. Feb. 1985.
10. T. Toyabe and S. Asai, “Analytical models of threshold voltage and breakdown voltage of short-channel MOSFET's derived from two-dimensional analysis,” IEEE 1 Solid-State Circuits, vol. SC-14, pp. 375–383, Apr. 1979.
11. Ping Yang and Pallab Chatterjee, “An optimal parameter extraction program for MOSFET models,” IEEE Trans. Electron Devices, vol. ED-30, 1214–1219, Sept. 1983.
12. P. I. Sucia and R. L. Johnston, “Experimental derivation of the sourceand drain resistance of MOS transistors,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1846–1848, Sept. 1980.
13. Y. Bard, Nonlinear Parameter Estimation. New York: Academic 1974.
14. S. W. Director and R. A. Rohrer, “The generalized adjoint network and network sensitivities,” IEEE Trans. Circuit Theory, vol. CT-16, pp. 318–323, Aug. 1969.
15. T. N. Trick, F. R. Colon, and S. P. Fan, “Computation of capacitor voltage and inductor current sensitivities with respect to initial conditions for the steady-state analysis of nonlinear periodic circuits,” IEEE Trans. Circuits Syst., vol. CAS-22, 1975.
16. T. N. Trick, Introduction to Circuit Analysis. New York: Wiley, 1977.
17. F. H. Branin, “Network sensitivity and noise analysis simplified,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 285–288, May 1973.
18. D. A. Zein and C. S. Chang, “An efficient approach to the computation of analytic, pseudo analytic sensitivities and noise in an APL general purpose CAD program,” IEEE Circuits Syst. Mag., vol. 4, pp. 16–31. Sept. 1982.
19. D. Riley and A. Sangiovanni-Vincentelli, communication.
20. R. K. Brayton and S. W. Director, “Computation of delay time sensitivities for use in time domain optimization,” IEEE Trans. Circuits Syst., vol. CAS-22, pp. 910–920, Dec. 1975.