메뉴 건너뛰기




Volumn 32, Issue 5, 1985, Pages 910-917

NMOS Protection Circuitry

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC DISCHARGES - PROTECTION; ELECTROSTATICS; INTEGRATED CIRCUITS - FAILURE;

EID: 0022061460     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1985.22047     Document Type: Article
Times cited : (46)

References (8)
  • 1
    • 84937349208 scopus 로고
    • Determination of threshold failure levels of semiconductor diodes and transistors due to pulse voltages
    • D. C. Wunsch and R. R. Bell, “Determination of threshold failure levels of semiconductor diodes and transistors due to pulse voltages,” IEEE Trans. Nucl. Sci., vol. NS-15, no. 6, pp. 244–259, Dec. 1968.
    • (1968) IEEE Trans. Nucl. Sci , vol.NS-15 , Issue.6 , pp. 244-259
    • Wunsch, D.C.1    Bell, R.R.2
  • 3
    • 0019660376 scopus 로고
    • Electro-thermomigration in NMOS LSI devices
    • L. F. DeChiaro, “Electro-thermomigration in NMOS LSI devices,” in Proc. IRPS, pp. 223–229, June 1981.
    • (1981) Proc. IRPS , pp. 223-229
    • DeChiaro, L.F.1
  • 4
    • 0015646490 scopus 로고
    • Electro-thermomigration in Al/Si, Au/Si interdigitized ized test structures
    • A. Christou, “Electro-thermomigration in Al/Si, Au/Si interdigitized ized test structures,” J. Appl. Phys., vol. 44, no. 7, pp. 2975–2979, July 1973.
    • (1973) J. Appl. Phys , vol.44 , Issue.7 , pp. 2975-2979
    • Christou, A.1
  • 5
    • 11544316646 scopus 로고
    • Non-linear kinetics of semiconductor junction thermal failure
    • M. S. Ash, “Non-linear kinetics of semiconductor junction thermal failure,” in Electric. Overstress/Electrostat. Discharge Symp. Proc., vol. EOS-3, pp. 242–245, Sept. 1981.
    • (1981) Electric. Overstress/Electrostat. Discharge Symp. Proc , vol.EOS-3 , pp. 242-245
    • Ash, M.S.1
  • 6
    • 0015658289 scopus 로고
    • Second breakdown and damage in junction devices
    • W. B. Smith, D. H. Pontius, and P. P. Budenstein, “Second breakdown and damage in junction devices,” IEEE Trans. Electron Devices, vol. ED-20, no. 8, pp. 731–743, Aug. 1973.
    • (1973) IEEE Trans. Electron Devices , vol.ED-20 , Issue.8 , pp. 731-743
    • Smith, W.B.1    Pontius, D.H.2    Budenstein, P.P.3
  • 8
    • 0021614057 scopus 로고
    • A summary of most effective electrostatic discharge protection circuits for MOS memories and their observed failure modes
    • C. Duvvury, R. N. Rountree and L. S. White, “A summary of most effective electrostatic discharge protection circuits for MOS memories and their observed failure modes,” in Electric. Overstress/ Electrostat. Discharge Symp. Proc., vol. EOS-5, pp. 181–184, Sept. 1983.
    • (1983) Electric. Overstress/ Electrostat. Discharge Symp. Proc , vol.EOS-5 , pp. 181-184
    • Duvvury, C.1    Rountree, R.N.2    White, L.S.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.