Lightly Doped Drain Transistors for Advanced VLSI Circuits

IEEE Transactions on Electron Devices

Volumn 32, Issue 5, 1985, Pages 896-902

  Baglee, David A ^a   Duvvury, Charvaka ^a   Smayling, Michael C ^a   Duane, Michael P ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICE MANUFACTURE; TRANSISTORS - PERFORMANCE;

LIGHTLY DOPED DRAIN TRANSISTORS;

INTEGRATED CIRCUITS, VLSI;

EID: 0022059445     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1985.22045     Document Type: Article

References (16)

1. E. Takeda, Y. Nagome, H. Kume, and S. Asai, “New hot carrier injection and device degradation in submicron MOSFET’s,” IEE Proc., vol. 130, p. 144, 1983.
2. S. Tam, F. C. Hsu, P. K. Ko, C. Hu, and R. S. Muller, “Hot electron induced excess carriers in MOSFET’s,” IEEE Electron Device Lett., vol. EDL-3, p. 376, 1982.
3. P. K. Chatterjee, “VLSI dynamic nMOS design constraints due to induced primary and secondary impact ionization,” in IEDM Tech. Dig., 1979.
4. T. H. Ningi P. W. Cook, R. H. Dennard, C. M. Osburn, S. E. Schuster, and H. N. Yu, “1 µm MOSFET VLSI technology: Part 5,” IEEE J. Solid-State Circuits, vol. SC-14, p. 268, 1979.
5. E. Takeda, A. Shimizu, and T. Hagiwara, “Role of hot-hole injection in hot carrier effects in MOSFET’s,” IEEE Electron Device Lett., vol. EDL-4, p. 329, 1983.
6. S. Ogura, P. Tsang, W. Walker, D. Critchlow, and J. F. Shepard, “Design and characteristics of the LDD insulated gate field-effect transistor,” IEEE Trans. Electron Devices, vol. ED-27, p. 1359, 1980.
7. P. Tsang, S. Ogura, W. Walker, J. F. Shepard, and D. Critchlow, “Fabrication of high performance LDD MOSFET's with oxide-sidewall spacer technology,” IEEE Trans. Electron Devices, vol. ED-29, p. 590, 1982.
8. E. Takeda, H. Kume, Y. Nakagome, T. Makino, A. Shimizi, and S. Asai, “An As-P (n + -n -) double diffused drain MOSFET for VLSI,” IEEE Trans. Electron Devices, vol. ED-30, p. 652, 1983.
9. C. Duvvury, D. A. Baglee, M. C. Smayling, and M. P. Duane “Series resistance modeling for optimum design of LDD transistors in IEDM Tech. Dig., 1983.
10. D. A. Baglee and C. Duvvury, IEEE Electron Device Lett. vol. EDL-5, p. 389, 1984.
11. F. C. Hsu and H. R. Grinolds, “Structure-enhanced MOSFET degradation due to hot electron injection,” IEEE Electron Device Lett., vol. EDL-5, p. 71, 1984.
12. F. C. Hsu and K. Y. Chiu, “Temperature dependence of hot electron degradation in MOSFET’s,” IEEE Electron Device Lett., vol. EDL-5, p. 148, 1984.
13. E. Takeda, T. Makino, and T. Hagiwara, “The impact of drain impurity profile and junction depth on submicron MOSFET’s,” presented at the 15th Conf. Solid State Devices and Materials, Tokyo, Japan, 1983.
14. C. Duvvury, D. A. Baglee, M. P. Duane, M. C. Smayling, A. Hyslop, and M. Maekawa, “An analytical method for determining intrinsic drain/source resistance of LDD devices,” Solid-State Electron., vol. 27, p. 89, 1984.
15. D. A. Baglee, M. C. Smayling, M. P. Duane, and M. Itoh, “Scaled LOCOS process with reduced narrow width effects,” Japan. J. Appl. Phys., vol. 23, p. 884, 1984.
16. C. Duvvury, to be published.