A Temporal Logic for Multilevel Reasoning About Hardware

Computer

Volumn 18, Issue 2, 1985, Pages 10-19

  Moszkowski, Bon ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

DENOTATIONAL SEMANTICS; HARDWARE DESCRIPTION LANGUAGES (HDL); INTERVAL TEMPORAL LOGIC; REGISTER-TRANSFER SEMANTICS; SELF-TIMED SYSTEMS;

COMPUTER SYSTEMS, DIGITAL;

COMPUTER METATHEORY;

EID: 0022020113     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.1985.1662795     Document Type: Article

References (18)

1. M. R. Barbacci, “Instruction Set Processor Specifications (ISPS): The Notation and its Applications,” IEEE Trans. Comp., Vol. C-30, No. 1, Jan. 1981, pp. 24–40.
2. A. C. Parker and J. J. Wallace, “SLIDE: An I/O Hardware Description Language,” IEEE Trans. Comp., Vol. C-30, No. 6, June 1981, pp. 423–439.
3. S.Y.H. Su, C. Huang, and P.Y.K. Fu, “A New Multi-level Hardware Design Language (LALSD II) and Translator,” Proc. 5th Int'l Conf. Computer Hardware Description Languages, Kaiserslautern, West Germany, 1981, pp. 155–169.
4. Z. Manna and A. Pnueli, “Verification of Concurrent Programs: The Temporal Framework,” in The Cor-rectness Problem in Computer Science, R. S. Boyer and J. S. Moore, eds., Academic Press, New York, 1981, pp. 215–273.
5. N. Rescher and A. Urquart, Temporal Logic, Springer-Verlag, New York, 1971.
6. B. Moszkowski, “Executing Temporal Logic Programs,” tech. report 55, University of Cambridge, Computer Laboratory, England, Aug. 1984.
7. M. Gordon, “Register Transfer Systems and Their Behaviour,” Proc. Fifth Int'l ‘I Con J: Computer Hardware Description Languages, Kaiserslautern, West Germany, Sept. 1981, pp. 23–36.
8. T. Wagner, “Hardware Verification,” tech. report STAN-CS-77-632, Stanford University, Sept. 1977.
9. P. Meinen, “Formal Semantic De-scription of Register Transfer Lan-guage Elements and Mechanized Sim-ulator Construction,” Proc. 4th Int'l Symp. Computer Hardware Description Languages, Palo Alto, Calif., Oct. 1979, pp. 69–74.
10. Y. Malachi and S. S. Owicki, “Temporal Specifications of Self-timed Systems,” in VLSI Systems and Computations, H. T. Kung et al., eds., Computer Science Press, Rockville, Md., 1981, pp. 203–212.
11. G. V. Bochmann, “Hardware Specification with Temporal Logic: An Ex-ample,” IEEE Trans. Comp., Vol. C-31, No. 3, Mar. 1982, pp. 223–231.
12. M. Fujita, H. Tanaka, and T. Moto-Oka, Oka, “Temporal Logic Based Hard-ware Description and its Verification with Prolog,” New Generation Computing, puting, Vol. 1, 1983, pp. 195–203.
13. S. Leinwand and T. Lamdan, “Algebraic Analysis of Nondeterministic Behavior,” Proc. 17th Design Automation Conf., Minneapolis, June 1980, pp. 483–493.
14. R. E. Shostak, “Formal Verification of Circuit Designs,” Proc. 6th Int'l Conf. Computer Hardware Description Languages, 1983, pp. 13–30.
15. H. B. Enderton, A Mathematical Introduction to Logic, Academic Press, New York, 1972.
16. Z. Manna, Mathematical Theory of Computation, McGraw-Hill, New York, 1974.
17. B. Moszkowski, “Reasoning About Digital Circuits,” tech. report STAN-CS-83-970, CS-83-970, Stanford University, 1983.
18. J. Halpem, Z. Manna, and B. Moszkowski, kowski, “A Hardware Semantics Based on Temporal Intervals,” Proc. 10th Int'l Colloq. Automata, Languages and Programming, Barcelona, Spain, Springer-Verlag, Berlin, 1983, pp. 278–291.