A Survey of Hardware Accelerators used in Computer-Aided Design The performance improvements that occur with special-purpose engines permit significant changes in CAD techniques and design size limitations.

IEEE Design & Test of Computers

Volumn 1, Issue 3, 1984, Pages 21-39

  Blank, Tom ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE ACCELERATORS;

INTEGRATED CIRCUITS;

EID: 0021481531     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.1984.5005647     Document Type: Article

References (50)

1. L. N. Dunn, “IBM's Engineering Design System Support for VLSI Design and Verification,” IEEE Design & Test of Computers, Vol. 1, No. 1, Feb. 1984, pp. 30-40.
2. A. R. McKay, “Comment on ‘Computer-Aided Design: Simulation of Digital Design Logic,’” IEEE Trans. Computers, Vol. C-18, No. 9, Sept. 1969, pp. 862.
3. R. L. Barto, A Computer Architecture for Logic Simulation, PhD dissertation, Univ. of Texas, May 1980.
4. M. Abramovici, Y. H. Levendel, and P. R. Menon, “A Logic Simulation Machine,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. CAD-2, No. 2, Apr. 1983, pp. 82-94.
5. W. J. Dally, “The MOSSIM Simulation Engine Architecture and Design,” Tech. Report 5123:TR:84, California Institute of Technology, 1984.
6. M. Fatemi, Scientific Machines Corp., private communication, Mar. 1984.
7. B. H. Scheff and S. P. Young, Gate-Level Logic Simulation, Prentice-Hall, Englewood Cliffs, N.J., 1972, Ch. 3.
8. A. W. VanAusdal, “Use of the Boeing Computer Simulator for Logic Design Confirmation and Failure Diagnostic Programs,” Advances in the Astronautical Sciences, J. Vagners, ed., American Astronautical Society, June 1971, pp. 573-594.
9. J. R. Lineback, “Logic Simulation Speeded with New Special Hardware,” Electronics, June 1982, pp. 45-46.
10. N. Koike et al., “A High Speed Logic Simulation Machine,” Digest of Papers Compcon Spring 83, IEEE Computer Society, Feb. 1983, pp. 446-451.
11. T. Sasaki et al., “HAL; A Block Level Hardware Logic Simulator,” Proc. 20th ACM/IEEE Design Automation Conf., June 1983, pp. 150-156.
12. N. van Brunt, Zycad Corp., private communication, Mar. 1984.
13. “CAE Stations' Simulators Tackle 1 Million Gates,” Electronic Design, Nov. 1983.
14. B. Paseman, Daisy Systems Corp., private communication, Mar. 1984.
15. B. Harding, Valid Logic, private communication, Mar. 1984.
16. D. Burrier, “The Logic Simulation Machine,” Tech. Report LSM-0002, IBM Los Gatos Laboratory, July 1982.
17. J. K. Howard, L. Malm, and L. M. Warren, “Introduction to the IBM Los Gatos Logic Simulation Machine,” Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers, Oct. 1983, pp. 580-583.
18. T. Burggraff et al., “The IBM Los Gatos Logic Simulation Machine Hardware,” Proc. IEEE Int'l Conf. Computer Designs: VLSI in Computers, Oct. 1983, pp. 584-587.
19. J. Kohn et al., “The IBM Los Gatos Logic Simulation Machine Software,” Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers, Oct. 1983, pp. 588-591.
20. J. K. Howard et al., “Using the IBM Los Gatos Logic Simulating Machine,” Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers, Oct. 1983, pp. 592-594.
21. G. F. Pfister, “The Yorktown Simulation Engine: Introduction,” Proc. 19th ACM/IEEE Design Automation Conf, June 1982, pp. 51-54.
22. M. M. Denneau, “The Yorktown Simulation Engine,” Proc. 19th ACM/IEEE Design Automation Conf, June 1982, pp. 55-59.
23. E. Kronstadt and G. Pfister, “Software Support for the Yorktown Simulation Engine,” Proc. 19th ACM/IEEE Design Automation Conf, June 1982, pp. 60-64.
24. M. A. Breuer and K. Shamsa, “A Hardware Router,” J. Digital Systems, Vol. 4, No. 4, 1980, pp. 393-408.
25. A. Iosupovicz, “Design of an Iterative Array Maze Router,” Proc. IEEE Int'l Conf. Circuits and Computers, Oct. 1980, pp. 908-911.
26. C. R. Carroll, “A Smart Memory Array Processor for Two Layer Path Finding,” Proc. Second Caltech Conf. Very Large Scale Integration, C. Seitz, ed., Caltech Computer Science Dept., Jan. 1981, pp. 165-195.
27. C. Y. Lee, “An Algorithm for Path Connections and Its Applications,” IRE Trans. Electron. Computers, Vol. EC-10, Sept. 1961, pp. 346-365.
28. E. F. Moore, Shortest Path through a Maze, Harvard University Press, 1959, pp. 285-292.
29. P. M. Flanders, D. J. Hunt, and S. F. Reddaway, High Speed Computer and Algorithm Organization, Academic Press, New York, 1977.
30. H. G. Adshead, “Employing a Distributed Array Processor In a Dedicated Gate Array Layout System,” IEEE Int'l Conf. Circuits and Computers, Sept. 1982, pp. 411-414.
31. H. G. Adshead, “Towards VLSI Complexity: The DA Algorithm Scaling Problem: Can Sepcial DA Hardware Help?” Proc. 19th ACM/IEEE Design Automation Conf, June 1982, pp. 339-344.
32. R. W. Gostic, “Software and Algorithms for the Distributed-Array Processors,” ICL Technical J., Vol. 1, No. 2, May 1979, pp. 116-135.
33. R. Nair et al., “Global Wiring on a Wire Routing Machine,” Proc. 19th ACM/IEEE Design Automation Conf, June 1982, pp. 224-231.
34. S. J. Hong and R. Nair, “Wire-Routing Machines-New Tools for VLSI Design,” Proc. IEEE, Vol. 71, No. 1, Jan. 1983, pp. 57-65.
35. S. J. Hong, R. Nair, and E. Shapiro, A Physical Design Machine, Academic Press, New York, 1981, pp. 257-266.
36. E. Damm and H. Gethoffer, “Hardware Support for Automatic Routing,” Proc. 19th ACM/IEEE Design Automation Conf., June 1982, pp. 219-223.
37. J. H. Hoel, “Some Variations of Lee's Algorithm,” IEEE Trans. Computers, Vol. C-25, No. 1, Jan. 1976, pp. 19-24.
38. W. T. Blank, A Bit Map Architecture and Algorithms for Design Automation, PhD dissertation, Stanford, 1982.
39. T. Blank, M. Stefik, and W. van Cleemput, “A Parallel Bit Map Processor Architecture for DA Algorithms,” Proc. 18th ACM/IEEE Design Automation Conf, June 1981, pp. 837-845.
40. C. A. Mead and L. A. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, Mass., 1980.
41. R. M. Lougheed and D. L. McCubbrey, “The Cytocomputer: A Practical Pipelined Image Processor,” Proc. Seventh Annual Symp. Computer Architecture, IEEE/ACM, May 1980, pp. 271-278.
42. R. M. Lougheed, D. L. McCubbrey, and S. R. Sternberg, “Cytocomputer: Architecture for Parallel Image Processing,” Workshop on Picture Data Description and Management, IEEE, August. 1980.
43. R. A. Rutenbar, T. N. Mudge, and D. E. Atkins, “A Class of Cellular Architectures to Support Physical Design Automation,” Tech. Report CRL-TR-10-83, Univ. of Michigan, 1983.
44. R. A. Rutenbar, T. N. Mudge, and D. E. Atkins, “Wire Routing Experiments on a Raster Pipeline Subarray Machine,” IEEE Int'l Conf. Computer-Aided Design, Sept. 1983, pp. 135-136.
45. R. A. Rutenbar, T. N. Mudge, and D. E. Atkins, “A Class of Cellular Architectures to Support Physical Design Automation,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, to be published, 1984.
46. L. Seiler “Special Purpose Hardware for Design Rule Checking,” Proc. Caltech Conf. VLSI, Jan. 1981.
47. L. Seiler, “A Hardware Assisted Design Rule Check Architecture,” Proc. 19th ACM/IEEE Design Automation Conf, June 1982, pp. 232-238.
48. L. Seiler, A Hardware Assisted Methodology for VLSI Design Rule Checking, PhD dissertation, MIT, 1984.
49. C. M. Baker, “Artwork Analysis Tools for VLSI Circuits,” master's thesis, MIT, May 1980.
50. A. Iosupovici, C. King, and M. A. Breuer, “A Module Interchange Placement Machine,” Proc. 20th ACM/IEEE Design Automation Conf, June 1983, pp. 171-174.