A Unified Decomposition Approach for Fault Location in Large Analog Circuits

IEEE Transactions on Circuits and Systems

Volumn 31, Issue 7, 1984, Pages 609-622

  Salama, Aly E ^a   Bandler, John W ^b   Starzyk, Janusz A ^c  

^a Simulation Optimization Systems Research Laboratory Department of Electrical and Computer Engineering McMaster University ^*

^b MCMASTER UNIVERSITY   (Canada)

^c OHIO UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORKS - ANALYSIS;

ELECTRONIC CIRCUITS;

EID: 0021466631     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCS.1984.1085558     Document Type: Article

References (20)

1. R. Saeks, “Criteria for analog fault diagnosis,” in Proc. European Conf. Circuit Theory and Design (The Hague, Netherlands), pp. 75–78, 1981.
2. C.-C. Wu, K. Nakajima, C.-L. Wey, and R. Saeks, “Analog fault diagnosis with failure bounds,” IEEE Trans. Circuits Syst., vol. CAS-29, pp. 277–284, 1982.
3. T. N. Trick, W. Mayeda, and A. A. Sakla, “Calculation of parameter values from node voltage measurements,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 466–474, 1979.
4. R. M. Bienacki and J. W. Bandler, “Multiple-fault location of analog circuits,”IEEE Trans. Circuits Syst., vol. CAS-28, pp. 361–367, 1981.
5. J. A. Starzyk and J. W. Bandler, “Location of fault regions in analog circuits,” Faculty of Engineering, McMaster University, Hamilton, Canada, Rep. SOC-285, 1981.
6. J. W. Bandler, R. M. Bienacki and A. E. Salama, “A linear programming approach to fault location in analog circuits,” in Proc. IEEE Int. Symp. Circuits and Systems (Chicago, IL), pp. 256–260, 1981.
7. J. W. Bandler, R. M. Bienacki, J. A. Starzyk, and A. E. Salama, “Fault isolation in linear analog circuits, using the Li norm,” in Proc. IEEE Int. Symp. Circuits and Systems (Rome, Italy 1982), pp. 1140–1143, 1981.
8. V. Visvanathan and A. Sangiovanni-Vincentelli, “Diagnosability of nonlinear circuits and systems—Part I: The dc-case,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 1093–1102, 1981.
9. W. J. Hankley and H. M. Merrill, “A pattern recognition technique for system error analysis,” IEEE Trans. Reliability, vol. R-20, pp. 148–153, 1971.
10. H. M. Merrill, “Failure diagnosis using quadratic programming,” IEEE Trans. Reliability, vol. R-22, 207–213, 1973.
11. M. N. Ransom and R. Saeks, “Fault isolation with insufficient measurements,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 416–417, 1970.
12. W. Hochwald and J. D. Bastian, “A dc approach for analog fault dictionary determination,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 523–529, 1979.
13. K. C. Varghese, J. H. Williams, and D. R. Towill, “Simplified ATPG and analog fault location via a clustering and separability technique,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 496–505, 1979.
14. H. H. Happ, “Diakoptics—The solution of system problems by tearing,” Proc. IEEE, vol. 62, pp. 930–940, 1974.
15. A. Sangiovanni-Vincentelli, L. K. Chen and L. O. Chua, “An efficient heuristic cluster algorithm for tearing large-scale networks,”, IEEE Trans. Circuits Syst., vol. CAS-24, pp. 709–717, 1977.
16. N. Navid and A. N. Willson, Jr., “A theory and an algorithm for analog circuit fault diagnosis,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 440–457, 1979.
17. S. W. Director and R. A. Rohrer, “The generalized adjoint network and network sensitivities,” IEEE Trans. Circuit Theory, vol. CT-16, pp. 318–323, 1969.
18. Z. F. Huang, C. S. Lin, and R. W. Liu, “Topological conditions on multiple fault testability of analog circuits,” in Proc. IEEE Int. Symp. Circuits and Systems (Rome, Italy), pp. 1152–1155, 1982.
19. H. Gupta, J. W. Bandler, J. A. Starzyk, and J. Sharma, “A hierarchical decomposition approach for network analysis,” in Proc. IEEE Int. Symp. Circuits and Systems (Rome, Italy), pp. 643–646, 1982.
20. C. L. Semmelman, E. D. Walsh, and G. T. Daryanani, “Linear circuits and statistical design,” Bell Syst. Tech. J., vol. 50, pp. 1149–1171, 1971.