Method for Determining the Emitter and Base Series Resistances of Bipolar Transistors

IEEE Transactions on Electron Devices

Volumn 31, Issue 4, 1984, Pages 409-412

  Ning, Tak H ^a   Tang, Denny D ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

TRANSISTORS, BIPOLAR;

EID: 0021406709     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1984.21541     Document Type: Article

References (16)

1. D. D. Tang and P. M. Solomon, “Bipolar transistor design for optimized power-delay logic circuits,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 679–684, 1979.
2. P. M. Solomaon and D.D. Tang “Bipolar circuit scaling,” in Proc. 1979 ISSCC, pp. 86-87.
3. J. Graul, A. Glasl, and H. Murrmann, “High-performance transistors with arsenic-implanted polysilicon emitters,” IEEE J. Solid-State Circuits, vol. SC-11, pp. 491-495,1976.
4. T. H. Ning and R. D. Isaac, “Effect of emitter contact on current gain of silicon bipolar transistors,” IEEE Trans. Electron Devices, vol. ED-27, pp. 2051–2055, 1980.
5. H. C. de Graff and J. G. de Groot, “The SIS tunnel emitter: A theory for emitters with thin interface layers,” IEEE Trans. Electron Devices, vol. ED-26, pp. 1771–1776, 1979.
6. J. J. Ebers and J. L. Moll, “Large-signal behavior of junction transistors,” Proc. IRE, vol. 42, pp. 1761–1772, 1954.
7. W. Filensky and H. Beneking, “New technique for determination of static emitter and collector series resistances of bipolar transistors,” Electron. Lett., vol. 17, pp. 503–504, 1981.
8. W.M.C. Sansen and R. G. Meyer, “Characterization and measurement of the base and emitter resistances of bipolar transistors,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 492–498, 1972.
9. J. Logan, “Characterization and modeling for statistical design,” Bell Syst. Tech. J., vol. 50, pp. 1105–1147, 1971.
10. L. J. Giacoletto, “Measurement of emitter and collector series resistances,” IEEE Trans. Electron Devices, vol. ED-19, pp. 692-693,1972.
11. T. H. Ning, R. D. Isaac, P. M. Solomon, D. D. Tang, H. N. Yu, G. C. Feth,. and S. K. Wiedman, “Self-aligned bipolar transistors for high-performance and low-power-delay VLSI,” IEEE Trans. Electron Devices, vol. ED-28, pp. 1010–1013, 1981.
12. R. D. Isaac, T. H. Ning, and D. D, Tang, “Advanced bipolar technology for high-performance VLSI,” in Proc. 1st Int. Symp. VLSI Set and Technol., pp. 298–305, 1982.
13. D. D. Tang, “Heavy doping effects in p-n-p bipolar transistors,” IEEE Trans. Electron Devices, vol. ED-27, pp. 563–570, 1980.
14. R. M. Burger and R. P. Donovan, Fundamentals of Silicon Integrated Device Technology, vol. II. Englewood Cliffs, NJ: Prentice-Hall, 1968,p. 115.
15. A. B. Phillips, Transistor Engineering. New York: McGraw-Hill, 1962, p. 216.
16. B. Soerowirdjo, P. Ashburn, and A. Cuthbertson, “The influence of surface treatments on the electrical characteristics of polysilicon emitter bipolar transistors,” in IEDM Tech. Dig., pp. 668–671, 1982.