Charge-Control Analysis of Class E Tuned Power Amplifier with Only One Inductor and One Capacitor in Load Network

IEEE Transactions on Electron Devices

Volumn 31, Issue 3, 1984, Pages 366-373

  Kazimierczuk, Marian ^a  

^a WARSAW UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

TRANSISTORS;

AMPLIFIERS;

EID: 0021386189     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1984.21529     Document Type: Article

References (36)

1. N. O. Sokal, “Class E high-efficiency switching-mode tuned power amplifier with only one inductor and one capacitor in load network—Approximate analysis,” IEEE J. Solid-State Circuits, vol. 1981.
2. M. Kazimierczuk, “Exact analysis of class E tuned power amplifier with Onnasch one inductor and one capacitor in load network “ IEEE J. Solid-State Circuits, vol. SC-18, pp. 214–221, Apr. 1983.
3. N. O. Sokal and A. D. Sokal, “Class E-A new class of high efficiency tuned single-ended switching power amplifiers,” IEEE J, Solid-State Circuits, vol. SC-10, pp. 168–176, June 1975.
4. F. H. Raab, “Idealized operation of the class E tuned power amplifier,” IEEE Trans. Circuits Syst., vol. CAS-24, pp. 725–735, Dec. 1977.
5. “Effects of circuit variations on the class E tuned power amplifier,” IEEE J. Solid-State Circuits, vol SC-13, pp. 239–247, Apr. 1978.
6. M. Kazimierczuk, “Theory of the class E tuned power amplifier” (in Polish), Rozprawy Elektrotechniczne, vol. 25, no. 4, pp. 957-986,1979.
7. “Class E tuned power amplifier with shunt inductor,” IEEE J, Solid-State Circuits, vol. SC-16, pp. 2–7, Feb. 1981.
8. J. Ebert and M. Kazimierczuk, “Class E high-efficiency tuned power oscillator,” IEEE J. Solid-State Circuits, vol. SC-16, pp. 62–66, Apr. 1981.
9. R. Beaufoy and J. J. Sparkes, “The junction transistor as a charge-controlled device,” A. T. E. Journal, vol. 13, pp. 310–327, Oct. 1957.
10. “The junction transistor as a charge controlled device,”Proc. IRE, vol. 45, pp. 1740–1742, Dec. 1957.
11. L. J. Varnerin, “Stored charge method of transistor base transit analysis,” Proc. IRE, vol. 47, pp. 523–527, Apr. 1959.
12. A. N, Baker, “Charge analysis of transistor operation,” Proc. IRE, vol. 48, pp. 949–950, May 1960.
13. A. N. Baker and W. G. May, “Charge analysis of transistor operation including delay effects,” IRE Trans. Electron Devices, vol. ED-8, pp. 152–154, Mar. 1961.
14. J. J. Sparkes, “The measurement of transistor transient switching parameters,” Proc. IEE, pt. B, vol. 106, suppl. 15, pp. 562–567, May 1959.
15. R. Beaufoy, “Transistor switching circuit design in terms of charge parameters,” Proc. IEE, pt. B, vol. 106, suppl. 17, pp. 1085–1091, May 1y959.
16. A. Kruithof, “Transient response of junction transistors and its graphical representation,” Proc. IEE, pt. B, vol. 106, suppl. 17, pp. 1092–1101, May 1959.
17. J. J. Sparkes, “A study of the charge control parameters of tran-sistors,” Proc. IRE, vol. 48, pp. 1696–1705, Oct. 1960.
18. E. D. Hooper and A. R. T. Turnbull, “Applications of the charge-control concept to transistor characterization,” Proc. IRE (Aus-tralia), vol. 23, pp. 132–147, Mar. 1962.
19. D. J. Hamilton, F. A. Lindholm, and J. A. Narud, “Comparison of large signal models for junction transistors,” Proc. IEEE, vol. 52, pp. 239–248, Mar. 1964.
20. D. Koehler, “The charge-control concept in the form of equivalent circuits, respresenting a link between the classic large signal diode and transistor models,” Bell Syst. Tech. J., vol. 46, pp. 523–576, Mar. 1967.
21. H. K. Gummel and H. C. Poon, “An integral charge control model of bipolar transistors,” Bell Syst. Tech. J., vol. 49, pp. 827–852, May/June 1970.
22. H. K. Gummel, “A charge control relation for bipolar transistors,” Bell Syst. Tech. /., vol 49, pp. 115–120, Jan. 1970.
23. B. R. Chawla, “Circuit representation of the integral charge-control model of bipolar transistor,” IEEE J. Solid-State Circuits, vol. SC-6, pp. 262–264, Aug. 1971.
24. J. te Winkel, “Extended charge-control model for bipolar tran-sistor,” IEEE Trans. Electron Devices, vol. ED-20, pp. 389–394, Apr. 1973.
25. N. O. Sokal, “RF power transistor storage time: Theory and measurements,” IEEE J. Solid-State Circuits, vol SC-11, pp. 344–346, Apr. 1976.
26. R. P. Nanavati, “Prediction of storage time injunction transistors,” IRE Trans. Electron Devices, vol. ED-7, pp. 9–15, Jan. 1960.
27. R. P. Nanavati and R. J. Wilfinger, “Predicting transistor storage time for nonstep, quasi-voltage inputs,” IRE Trans. Electron Devices, vol. ED-9, pp. 491–499, Nov. 1962.
28. R. P. Nanavati, “Charge control analysis of transistor storage time dependence on input “on” pulse width,” IRE Trans, Electron Devices, vol. ED-10, pp. 290–291, July 1963.
29. H. J. Kuno, “Rise and fall time calculations of junction transistors,” IEEE Trans. Electron Devices, vol. ED-11, pp. 151–155, 1964.
30. Y. Hsia, and F-H. Wang, “Switching waveform prediction of a simple transistor inverter circuit,” IEEE Trans. Electron Devices, vol. ED-12, pp. 626–631, Dec. 1965.
31. S. S. Hakim, Junction Transistor Circuit Analysis. London, England: Iliffe, 1962, ch. 11, pp. 392–417.
32. E. Gray and C. E. Searle, Electronic Principles; Physics, Models, and Circuits. New York: Wiley, 196wj9, ch. 8.
33. E. S. Yang, Fundamentals of Semiconductor Devices. New York: McGraw-Hill, 1978, ch. 9, pp. 248–252.
34. L. Hower, “Application of a charge-control model to high-voltage power transistors,” IEEE Trans. Electron Devices, vol. ED-23, pp. 863–870, Aug. 1976.
35. I. E. Getreu, Modeling the Bipolar Transistor. Amsterdam, The Netherlends: Elsevier, 1978, ch. 3, pp. 169–178, also available from Tektronix, Inc. Field Offices (or Headquarters, Beaverton, OR 97077, U.S.A.), as Part no. 062-2841-00.
36. M. Kazimierczuk, “Accurate measurement of lifetime of excess base stored charge at high collector currents,” IEEE Trans. Electron Devices, vol. ED-31, no. 3, Mar. 1984.