IBM's Engineering Design System Support for VLSI Design and Verification

IEEE Design and Test of Computers

Volumn 1, Issue 1, 1984, Pages 30-40

  Dunn, Larry N ^a  

^a IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, VLSI;

EID: 0021378403     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.1984.5005573     Document Type: Article

References (23)

1. A. E. Fitch, “Will Your Bridge Stand the Load?” Proc. 17th Design Automation Conf., 1980.
2. M. Monachino, “Design Verification System for Large Scale LSI Systems,” Proc. 19th Design Automation Conf., June 1982, pp. 83-90.
3. R. B. Hitchcock, Sr., G. L. Smith, and D. D. Cheng, “Timing Analysis of Computer Hardware,” IBM J. Research and Development, Vol. 26, No. 1, Jan. 1982.
4. G. L. Smith, R. J. Bahnsen, and H. Halliwell, “Boolean Comparison of Hardware and Flowcharts,” IBM J. Research and Development, Vol. 26, No. 1, Jan. 1982, pp. 106-116.
5. R. B. Hitchcock, “Timing Verification and the Timing Analysis Program,” Proc. 19th Design Automation Conf., June 1982, pp. 594-604.
6. P. W. Case et al., “Design Automation in IBM,” IBM J. Research and Development, Vol. 25, No. 5, Sept. 1981, pp. 631-646.
7. C. J. Evangelista, G. Goertzel, and H. Ofek, “Designing With LCD-Language for Computer Design,” Proc. 14th Design Automation Conf., 1977, pp. 369-376.
8. L. I. Maissel and D. L. Ostapko, “Interactive Design Language: A Unified Approach to Hardware Simulation, Synthesis, and Documentation,” Proc. 19th Design Automation Conf., 1982, pp. 193-201.
9. J. D. Roth, “VERIFY: An Algorithm to Verify a Computer Design,” IBM Technical Disclosure Bulletin 15, 2646-2648, 1973.
10. J. K. Howard, R. L. Malm, and L. M. Warren, “Introduction to the IBM Los Gatos Logic Simulation Engine,” Proc. IEEE ICCD, Oct. 1983, pp. 580-583.
11. G. E. Pfister, E. Kronstadt, and M.M. Denneau, “The Yorktown Simulation Engine,” Proc. 19th Design Automation Conf., 1982, pp. 51-64.
12. H. Ofek et al., “Structured Design Verification of Sequential Machines,” Research Report RC7037, IBM Thomas J. Watson Research Center, Yorktown Heights, N.Y., 1978.
13. G. Parasch and R. Price, “Development and Application of a Designer Oriented Cyclic Simulator,” Proc. 13th Design Automation Conf., June 1976, pp. 48-53.
14. J. A. Darringer et al., “Logic Synthesis Through Local Transformations,” IBM J. Research and Development, Vol. 25, No. 5, July 1981, pp. 272-280.
15. L. N. Dunn, “An Overview of the Design and Verification Subsystem of the Engineering Design System,” Proc. 20th Design Automation Conf., June 1983, pp. 237-238.
16. F. Rubin, “A Logic Design Data Entry System,” Proc. Int'l Conf., Circuits and Computers, June 1980, pp. 107-110.
17. P. Horstmann and F. Rubin, “A Logic Design Front-End for Improved Engineering Productivity,” Proc. 20th Design Automation Conf., June 1983, pp. 239-245.
18. D. Cheng et al., “Structured Design Verification: Function and Timing,” Proc. 20th Design Automation Conf., June 1983, pp. 246-252.
19. J. B. Bendas, “Design Through Transformation,” Proc. 20th Design Automation Conf., June 1983, pp. 253-256.
20. J. L. Sanborn, “Evolution of the EDS Data Base,” Proc. 19th Design Automation Conf., June 1982, pp. 214-218.
21. P. N. Agnew and M. Kelly, “The VMS Algorithm,” Technical Report TRO1.1338, IBM System Products Division Laboratory, Endicott, N.Y., 1970.
22. E. B. Eichelberger and T.W. Williams, “A Logic Design Structure for LSI Testability,” Proc. 14th Design Automation Conf., June 1977, pp. 462-468.
23. H. C. Godoy, G. B. Franklin, and P.S. Bottorff, “Automatic Checking of Logic Design Structures for Compliance with Testability Ground Rules,” Proc. 14th Design Automation Conf., June 1977, pp. 469-478.