A Historical Review of Circuit Simulation

IEEE Transactions on Circuits and Systems

Volumn 31, Issue 1, 1984, Pages 103-111

  Pederson, Donald O ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORKS;

MODIFIED-NODAL ANALYSIS;

INTEGRATED CIRCUITS, VLSI;

EID: 0021230510     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCS.1984.1085422     Document Type: Article

References (76)

1. M. R. Aaron, “The use of least squares in system design,” IRE Trans. Circuit Theory, vol. CT-3, pp. 224–231,1956.
2. T. R. Bashkow, “The A matrix, new network description,” Trans. IRE Trans. Circuit Theory, vol. CT-4, pp. 117–119, 1957.
3. R. D. Berry, “An optimal ordering of electronic circuit equations or a sparse matrix solution,” IEEE Trans. Circuit Theory, vol. CT-18, pp. 40–50, Jan. 1971.
4. F. H. Branin, Jr., “The relation between Kron's method and the classical methods of network analysis,” in IRE WESCON Conν. Rec., pt. 2, pp. 3–28, 1959. Also available as Tech. Rep. 00.686, IBM Development Laboratory, Poughkeepsie, NY, 1959.
5. F. H. Branin, Jr., “DC analysis portion of PETAP-A program for analyzing transistor switching circuits,” IBM Development Lab., Poughkeepsie, NY, Tech. Rep. 00.701, 1960.
6. F. H. Branin, Jr., “DC and transient analysis of networks using a digital computer,” in IRE Int. Conv. Rec., pt. 2, pp. 236–256, Mar. 1962.
7. F. H. Branin, Jr., “Computer methods of network analysis,” Proc. IEEE, vol. 5, pp. 1787–1801, Nov. 1967.
8. R. K. Brayton, G. D. Hachtel, and A. L. Sangiovanni-Vincentelli, “A survey of optimization techniques for integrated-circuit design,” Proc. IEEE, vol. 69, no. 10, pp. 1334–1361, Oct. 1981.
9. N. G. Brooks and H. S. Long, “A program for computing the transient response of transistor switching circuits—PETAP,” IBM Development Lab., Poughkeepsie, NY, Tech. Rep. 00.700,1959.
10. D. A. Calahan, “Multi-level vectorized sparse solution of LSI circuits,” in Proc. IEEE Int. Conf. Circuits and Computers, New York, Oct. 1980.
11. B. R. Chawla, H. K. Gummel, and P. Kozak, “MOTIS—An MOS timing simulator,” IEEE Trans. Circuits Syst., vol. CAS-22, pp. 901–909, Dec. 1975.
12. K. A. Chen, M. Feuer, K. H. Khokhani, N. Nan, and S. Schmidt, “The chip layout problem: An automatic wiring procedure,” in Design Automation Conf. Proc., pp. 298–302, June 1977.
13. E. Cohen, “Program reference for SPICE2,” Univ. of California, Berkeley, ERL Memo ERL-M592, June 1976.
14. E. Cohen, “Performance limits of integrated circuit simulation on a dedicated minicomputer system,” Univ. of California, Berkeley, ERL Memo UCB/ERL M81/29, May 1981.
15. C. Cole, “Attaching an array processor in the UNIX environment,” Univ. of California, Berkeley, ERL Memo UCB/ERL M83/23, April 1983.
16. H. DeMan, “Computer aided design for integrated circuits: Trying to bridge the gap,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 613–621, June 1979.
17. H. DeMan et. al., “DIANA: Mixed mode simulator with a hardware description language for hierarchical design of VLSI,” in IEEE ICCC' 80 Conf. Proc., Rye, NY, pp. 356–360, Oct. 1980.
18. H. DeMan, G. Arnout and P. Reyneart, “Mixed mode circuit simulation techniques and their implementation in DIANA,” in Computer Design Aids for VLSI Circuits, P. Antognetti, D. O. Pederson, and H. DeMan, Eds. Groningen, the Netherlands: Sijthoff & Noordhoff, 1980, pp. 113–174.
19. W. L. Engl, R. Laur, and H. K. Dirks, “Medusa—A simulator for modular circuits,” IEEE Trans. Computer-Aided Design of ICAS, vol. CAD-1, no. 2, pp. 85–93, Apr. 1982.
20. B. Epler, Texas Instruments Co., private communication, 1982.
21. A. Feller, A. Smith, P. Ramondetta, and T. Lombardi, “High speed CMOS/SOS using standard cells,” RCA Engineer, pp. 36–40, Dec. 1974/Jan. 1975.
22. C. W. Gear, “Numerical integration of stiff ordinary differential equations,” Dept. Comput. Sci., Univ. of Illinois, Urbana, Rep. 221, 1967.
23. R. S. Graham, “Relay computer for network analysis,” Bell Labs. Rec., vol. 31, pp. 152–157, Apr. 1953.
24. R. S. Gyurcsik, D. Cheung, F. Ma, T. Yee, and D. O. Pederson, “BIAS-B/P: circuit simulators for desktop computers,” in IEEE Proc. 1983 Custom Integrated Circuits Conf., pp. 354–358, May 1983.
25. G. D. Hachtel, R. K. Brayton, and F. G. Gustavson, “The sparse tableau approach to network analysis and design,” IEEE Trans. Circuit vol. CT-18, 101–113, Jan. 1971.
26. G. D. Hachtel and A. L. Sangiovanni-Vincentelli, “A survey of third-generation simulation techniques,” Proc. IEEE, vol. 69, pp. 1264–1280, Oct. 1981.
27. S. D. Hamm and S. R. Beckerich, “VAMOS: Circuit simulation program for a vector computer,” in Proc. ICCAD Conf., Sept. 1983.
28. C. W. Ho, A. E. Ruehli, P. A. Brennan, and D. A. Zein, “Interactive circuit analysis and design using APL,” in Proc. 1975 I SCAS, pp. 216–219.
29. C. Ho, A. E. Ruehli, and P. A. Brennan, “The modified nodal approach to network analysis,” IEEE Trans. Circuits Syst., vol. CAS-25, pp. 504–509, June 1975.
30. “Automated digital computer program for determining responses of electronic systems to transient nuclear radiation (PREDICT),” IBM Space Guidance Center, Oswego, NY, IBM File 64-521-5, July 1964.
31. “1620 electronic circuit analysis program [ECAP],” [1620-EE-02X] User's Manual, IBM Application Program File H20-0170-1, 1965.
32. “ASTAP—Advanced statistical analysis program,” IBM Program Product Document SH20-1118-0, IBM Data Processing Div., White Plains, NY, 1973.
33. T. E. Idleman, F. S. Jenkins, W. J. McCalla, and D. O. Pederson, “SLIC-A simulator for linear integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-6, pp. 188–204, Aug. 1971.
34. F. S. Jenkins and S. P. Fan, “TIME—A nonlinear dc and time-domain circuit simulation program,” IEEE J. Solid State Circuits, vol. SC-6, pp. 188–192, Aug. 1971.
35. E. D. Johnson, C. T. Kleiner, L. R. McMurray, E. L. Steele, and F. A. Vassallo, “Transient radiation analysis by computer program (TRAC),” Autonetics Div., North American Rockwell Corp., Anaheim, CA, Tech. Rep. issued by Harry Diamond Labs., June 1968.
36. T. I. Kirkpatrick and N. R. Clark, “PERT as an aid to logic design,” IBM J. Res. Develop., pp. 135–141, Mar. 1966.
37. G. Kron, “A set of principles to interconnect the solutions of physical systems,” J. Appl. Phys., vol. 24, pp. 965–980, 1953.
38. E. S. Kuh and R. A. Rohrer, “The state-variable approach to network analysis,” Proc. IEEE, vol. 53, pp. 672–686, July 1965.
39. W. Lattin, “VLSI design methodology: The problem of the 80's for microprocessor design,” in Proc. 16th Design Automation Conf., (San Diego, CA), pp. 548–549, June 1979.
40. A. F. Malmberg, F. L. Cornell, and F. N. Hofer, “NET-1 network analysis program,” Los Alamos Scientific Lab., Los Alamos, NM, Tech. Rep. LA-3119, 7090/94 Version, Aug. 1964.
41. H. M. Markowitz, “The elimination form of the inverse and its application to linear programming,” Management Sci., vol. 3, pp. 255–269, Apr. 1957.
42. H. W. Mathers, S. R. Sedore, and J. R. Seuts, “Automated digital computer program for determining responses of electronic circuits to transient nuclear radiation (SCEPTRE),” IBM Space Guidance Center, NY, IBM File 66-928-611, Feb. 1967.
43. W. J. McCalla and D. O. Pederson, “Elements of computer-aided analysis,” IEEE Trans. Circuit Theory, vol. CT-18, pp. 14–26, Jan. 1971.
44. W. J. McCalla and W. G. Howard, Jr., “BIAS-3: A program for the nonlinear dc analysis of bipolar transistor circuits,” IEEE J. Solid-State Circuits, vol. SC-6, no. 1, pp. 14–19, Feb. 1971.
45. J. McClure, “Frequency domain simulation of very large digital systems,” in Proc. IEEE Int. Symp. Circuits and Systems, Houston, TX, pp. 424–430, Apr., 1980.
46. T. M. McWilliams, “Verification of timing constraints in large digital systems,” in Proc. IEEE Int. Symp. Circuits and Systems, Houston, TX, pp. 415–423, Apr., 1980.
47. L. Nagel and R. A. Rohrer, “Computer analysis of nonlinear circuits, excluding radiation (CANCER),” IEEE J. Solid-State Circuits, vol. SC-6, 166–182, Aug. 1971.
48. L. W. Nagel and D. O. Pederson, “Simulation program with integrated circuit emphasis,” in Proc. 16th Midwest Symp. Circ. Theory, Waterloo, Canada, Apr. 1973.
49. L. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Univ. of California, Berkeley, ERL Memo UCB/ERL M75/520, May 1975.
50. A. R. Newton and G. L. Taylor, “BIASL.25 An MOS circuit simulation program for a programmable calculator,” in Tenth Annual Asilomar Conf. Circuits, Systems, and Computers, pp. 280–283, Nov. 1976.
51. A. R. Newton, “The simulation of large-scale integrated circuits,” Univ. of California, Berkeley, ERL Memo No. ERL-M78/52, July 1978.
52. A. R. Newton, “Techniques for the simulation of large-scale integrated circuits,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 741–749, Sept. 1979.
53. A. R. Newton, “ Timing, logic, and mixed mode simulation for large MOS integrated circuits,” in Computer Design Aids for VLSI, P. Antognetti, D. O. Pederson, and H. DeMan, Eds. Groningen, The Netherlands: Sijthoff & Noordhoff, 1980, pp. 175–240.
54. A. R. Newton, “A survey of computer aids for VLSI layout,” in 1982 Symp. on VLSI Technology, no. 82, pp. 72–75, Sept. 1982.
55. A. R. Newton and A. L. Sangiovanni-Vincentelli, “Relaxation based electrical simulation,” IEEE Trans. Electron Devices, vol. ED-30, Sept. 1983, and IEEE Trans. Computer-Aided Design of ICAS, to be published.
56. J. K. Ousterhout, “CRYSTAL: A timing analyzer for nMOS VLSI circuits,” in 3rd Cal. Tech. Conf on VLSI, pp. 57–70, 1983.
57. G. Persky, D. N. Deutsch, and D. G. Schweikert, “LTX—A system for the directed automation design of LSI circuits, in Proc. 13th Design Automation Conf., 1976.
58. G. Persky, D. N. Deutsch, and D. G. Schweikert, “LTX—A minicomputer-based system for automatic LSI layout,” J. Design Automation and Fault-Tolerant Computing, vol. 1, no. 3, pp. 217–255, 1977.
59. E. Polak, “Semi-infinite optimization in engineering design,” in Lecture Notes in Economics and Mathematical Systems, vol. 215, Semi-Infinite Programming and Applications, A. V. Fiacco and K. O. Kortanek, Eds., Berlin, New York, Tokyo: 1983.
60. N. B. Rabbat, A. L. Sangiovanni-Vincentelli, and H. Y. Hsieh, “A multilevel newton algorithm with macromodeling and latency for analysis of large-scale nonlinear networks in the time domain,” IEEE Trans. Circuits Systs., vol. CAS-26, Sept. 1979.
61. K. A. Sakallah and S. W. Director, “An event driven approach for mixed gate and circuit level simulation,” in Proc. IEEE Int. Symp. Circuits and System, pp. 1194–1197, 1982.
62. K. A. Sakallah and S. W. Director, “SAMSON: A mixed circuit logic level simulator,” to be published.
63. R. A. Saleh, J. E. Kleckner, and A. R. Newton, “Iterated timing analysis in SPLICE1,” in Proc. ICCAD Conf., Sept. 1983.
64. I. W. Sandberg and H. Shichman, “Numerical integration on systems of stiff nonlinear differential equations,” Bell Syst. Tech. J., vol. 47, pp. 511–527, Apr. 1968.
65. A. L. Sangiovanni-Vincentelli, Z-K. Chen, and L. O. Chua, “A new tearing approach—Node-tearing nodal analysis,” in Proc. IEEE Int. Symp. Circuits and Systems, pp. 143–147, Apr. 1977.
66. A. L. Sangiovanni-Vincentelli, “Circuit simulation,” in Computer Design Aids for VLSI Circuits, P. Antognetti, D. O. Pederson, and H. DeMan, Eds. The Netherlands: Sijthoff & Noordhoff, 1980, pp. 19–112.
67. L. J.Shanbeck and R. S. Norm, “QSPICE: An application of array processors to CAD simulation of IC circuits,” in Proc. IC-CAD Conf., Sept. 1983.
68. H. Shichman, “Computation of dc solutions for bipolar transistor networks,” IEEE Trans. Circuit Theory, vol. CT-16, pp. 460–466, Nov. 1969.
69. H. Shichman, “The integration system of a nonlinear network-analysis program,” IEEE Trans. Circuit Theory, vol. CT-17, pp. 378–386, Aug. 1970.
70. J. Soukup, “Circuit Layout,” Proc. IEEE, vol. 69, pp. 1281–1304, Oct. 1981.
71. T. Sudo, T. Ohtsuki, and S. Goto, “CAD systems for VLSI Japan,” Proc. IEEE, vol. 71, Jan. 1983.
72. A. Vladimirescu and D. O. Pederson, “A computer program for the analysis of LSI circuits,” in Proc. IEEE Int. Symp. on Circuits and Systems, Chicago, IL, Apr. 1981.
73. A. Vladimirescu, “LSI circuit simulation on vector computers,” Univ. of California, Berkeley, ERL Memo, UCB/ERL M82/75, Oct. 1982.
74. W. T. Weeks et al., “Algorithms for ASTAP—A network analysis program,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 628–634, Nov. 1973.
75. P. Yang, “An investigation of ordering, tearing, and latency algorithms for the time-domain simulation of large circuits,” Univ. of Illinois, Urbana, Tech. Rep. R-891, Aug. 1980.
76. D. A. Zein, C. W. Ho, and A. J. Gruodis, “A new interactive circuit design program,” in Proc. IEEE Int. Symp. Circuits and Systems, Houston, TX, pp. 913–917, 1980.