Design and Implementation of a Single-Chip 1-D Median Filter

IEEE Transactions on Acoustics, Speech, and Signal Processing

Volumn 31, Issue 5, 1983, Pages 1164-1168

  Oflazer, Kemal ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, VLSI;

1-D MEDIAN FILTERS;

ELECTRIC FILTERS, DIGITAL;

EID: 0020829015     PISSN: 00963518     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASSP.1983.1164203     Document Type: Article

References (17)

1. N. C. Gallagher, Jr. and G. L. Wise, “A theoretical analysis of the properties of median filters,” IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-29, pp. 1136-1141, Dec. 1981.
2. L. R. Rabiner, M. R. Sambur, and C. E. Schmidt, “Applications of a nonlinear smoothing algorithm to speech processing,” IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-23, pp. 552-557, Dec. 1975.
3. E. Ataman, V. K. Aatre, and K. M. Wong, “A fast method for real-time median filtering,” IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-28, pp. 415-421, Aug. 1980.
4. A. L. Fisher, “Systolic algorithms for running order statistics in signal and image processing,” in Proc. CMU Conf. VLSI Syst. Computations, H. T. Kung, R. F. Sproull, and G. L. Steele, Jr., Eds. Pittsburgh, PA: Comput. Sci. Press, Oct. 1981, pp. 265-272; also, J. Digital Syst., vol. 4, no. 2/3, pp. 251-264, 1982.
5. H. T. Kung, “The structure of parallel algorithms,” in Advances in Computers, vol. 19, M. C. Yovits, Ed. New York: Academic, 1980, pp. 65-112; also, Dept. Comput. Sci., Carnegie-Mellon Univ., Pittsburgh, Tech. Rep., Aug. 1979.
6. H. T. Kung, “Let's design algorithms for VSLI systems,” in Proc. Conf. Very Large Scale Intergration: Arch. Design, Fabrication, C. L. Seitz, Ed., California Inst. Technol., Pasadena, Jan. 1979, pp. 65-90.
7. H. T. Kung and C. E. Leiserson, “Systolic arrays (for VLSI),” in Sparse Matrix Proc., I. S. Duff and G. W. Stewart, Eds., Soc. Ind. Appl. Math., 1978, pp. 256-282;
8. also in C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980, sect. 8.3.
9. H. T. Kung and P. L. Lehman, “Systolic (VLSI) arrays for relational database operations,” in Proc. ACM-SIGMOD Int. Conf. Manag. Data, Santa Monica, CA, May 1980, pp. 105-116.
10. H. T. Kung, “Why systolic architectures?,” IEEE Comput., pp. 37-46, Jan. 1982.
11. M. J. Foster and H. T. Kung, “The design of special purpose chips,” IEEE Comput., vol. 13, pp. 26-40, Jan. 1980.
12. H. T. Kung and S. W. Song, “A systolic array chip for the convolution operator in image processing,” Dep. Comput. Sci., Carnegie Mellon Univ., Pittsburgh, PA, VLSI Memo V046, Feb. 1980.
13. S. W. Song, “A database machine with novel space allocation algorithms,” Dep. Comput. Sci., Carnegie Mellon Univ., Pittsburgh, PA, VLSI Memo V042, Feb. 1980.
14. N. Habermann, “Parallel neighbor-sort (or the glory of the induction principle),” Dep. Comput. Sci., Carnegie Mellon Univ., Pittsburgh, PA, Tech. Rep., Aug. 1972.
15. D. E. Knuth, The Art of Computer Programming-Searching and Sorting, vol. 3. Reading MA: Addison-Wesley, 1973.
16. M. I. Shamos, “Robust picture processing operators and their implementation as circuits,” in Proc. ARPA Image Understanding Workshop, Sci. Applications, Inc., Nov. 1978, pp. 127-129.
17. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addison-Wesley, 1980.