Technological Design Considerations for Monolithic MOS Switched-Capacitor Filtering Systems

Proceedings of the IEEE

Volumn 71, Issue 8, 1983, Pages 967-986

  Allstot, David J ^a   Black, William C ^b  

^a Nova Monolithics Inc ^*  (United States)

^b NONE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICES, MOS;

SWITCHED-CAPACITOR SYSTEMS;

ELECTRIC FILTERS, SWITCHED;

EID: 0020805017     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/PROC.1983.12701     Document Type: Article

References (78)

1. P.R. Gray, D.A. Hodges, and R.W. Brodersen. Analog MOS Integrated Circuits. New York: IEEE Press, 1980.
2. J.L. McCreary and P.R. Gray, “All-MOS charge redistribution analog-to-digital conversion techniques-Part I,”? IEEE J. Solid-State Circuits, vol. SC-10, pp. 371–379. Dec. 1975.
3. R.E. Suarez, P.R. Gray, and D.A. Hodges, “All-MOS charge redistribution analog-to-digital conversion techniques-Part II,”? IEEE J. Solid-State Circuits, vol. SC-10, pp. 379–385, Dec. 1975.
4. Y.P. Tsividis and P.R. Gray, “An integrated NMOS operational amplifier with internal compensation,”? IEEE J. Solid-State Circuits, vol. SC-11, pp. 748–754, Dec. 1976.
5. I.A. Young, D.A. Hodges, and P.R. Gray, “Analog NMOS sampled-data recursive filter,”? in Dig. IEEE Int. Solid-State Circuits Conf., pp. 156–157, 1977.
6. D.L. Fried, “Analog sampled-data filters,”? IEEE J. Solid-State Circuits, vol. SC-7, pp. 302–304, Aug. 1972.
7. J.T. Caves, M.A. Copeland, C.F. Rahim, and S.D. Rosenbaum, “Sampled analog filtering using switched capacitors as resistor equivalents,” IEEE J. Solid-State Circuits, vol. SC-12, pp. 592–599, Dec. 1977.
8. B.J. Hosticka, R.W. Brodersen, and P.R. Gray, “MOS sampled data recursive filters using switched capacitor integrators,”? IEEE J. Solid-State Circuits, vol. SC-12, pp. 600–608, Dec. 1977.
9. D.J. Allstot, R.W. Brodersen, and P.R. Gray, “MOS switched capacitor ladder filters,”? IEEE J. Solid-State Circuits, vol. SC-13, pp. 806–814, Dec. 1978.
10. G.M. Jacobs, D.J. Allstot, R.W. Brodersen, and P.R. Gray, “Design techniques for MOS switched capacitor ladder filters,”? IEEE Trans. Circuits Syst., vol. CAS-25, pp. 1014–1021, Dec. 1978.
11. D.D. Buss, D.R. Collins, W.H. Bailey, and C.R. Reeves, “Transversal filtering using charge transfer devices,”? IEEE J. Solid-State Circuits, vol. SC-8, pp. 138–146, Apr. 1973.
12. R.W. Brodersen and T.C. Choi, “Comparison of switched capacitor ladder and CCD transversal filters,”? in Proc. 5th Int. Conf. on Charge-Coupled Devices, pp. 268–278, 1979.
13. R. Gregorian and W.E. Nicholson, Jr., “CMOS switched-capacitor filters for a PCM voice CODEC,”? IEEE J. Solid-State Circuits, vol. SC-14, pp. 970–980, Dec. 1979.
14. P.R. Gray, D. Senderowicz, H. Ohara, and B.M. Warren, “A single-chip NMOS dual channel filter for PCM telephony applications,”? IEEE J. Solid-State Circuits, vol. SC-14, pp. 980–991, Dec. 1979.
15. B.J. White, G.M. Jacobs, and G.F. Landsburg, “A monolithic dual tone multifrequency receiver,”? IEEE J. Solid-State Circuits, vol. SC-14, pp. 991–997, Dec. 1979.
16. W.C. Black, Jr., D.J. Allstot, and R.A. Reed, “A high performance low power CMOS channel filter,”? IEEE J. Solid-State Circuits, vol. SC-15, pp. 929–938, Dec. 1980.
17. I.A. Young, “A low-power NMOS transmit/receive IC filter for PCM telephony,”? IEEE J. Solid-State Circuits, vol. SC-15, pp. 997–1005, Dec. 1980.
18. H. Ohara, P.R. Gray, W.M. Baxter, C.F. Rahim, and J.L. McCreary, “A precision low-power PCM channel filter with on-chip power supply regulation,”? IEEE J. Solid-State Circuits, vol. SC-15, pp. 1005–1013, Dec. 1980.
19. D.G. Marsh, B.K. Ahuja, T. Misawa, M.R. Dwarakanath, P.E. Fleisher, and V.R. Saari, “A single-chip CMOS PCM CODEC with filters,”? IEEE J. Solid-State Circuits, vol. SC-16, pp. 308–315, Aug. 1981.
20. R.P. Sallen and E.L. Key, “A practical method of designing RC-active Filters,”? IRE Trans. Circuit Theory, vol. CT-2, pp. 74–85, 1955.
21. B.K. Ahuja, “Implementation of active distributed RC anti-alias-mg/smoothing filters,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 1076–1080, Dec. 1982.
22. N. C-C. Lu, L. Gerzberg, C-Y. Lu, and J.D. Meindl, “Modeling and optimization of monolithic polycrystalline silicon resistors,”? IEEE Trans. Electron Devices, vol. ED-28, pp. 818–830, July 1981.
23. G. Kelson, H.H. Stellrecht, and D.S. Perloff, “A monolithic 10-bit digital-to-analog converter using ion implantation,”? IEEE J. Solid-State Circuits, vol. SC-6, pp. 396–403, Dec. 1973.
24. W.W. Gartner, Transistors, Principles, Design and Applications. Princeton, NJ: Van Nostrand, 1960.
25. S.M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1969.
26. H.L. Lawrence and R.M. Warner, Jr., “Diffused junction depletion layer calculations,”? Bell Syst. Tech. J., vol. 39, pp. 389–403, 1960.
27. W.C. Black, Jr., “High-speed CMOS A/D conversion techniques,”? Ph.D. dissertation, University of California, Berkeley, 1980.
28. J.L. McCreary, “Matching properties, and voltage and temperature dependence of MOS capacitors,”? IEEE J. Solid-State Circuits, vol. SC-16, pp. 608–616, Dec. 1981.
29. J-B. Shyu, G.C. Temes, and K. Yao, “Random errors in MOS capacitors,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 1070–1076, Dec. 1982.
30. Y.S. Lee, L.M. Terman, and L.G. Heller, “A two-stage weighted capacitor network for D/A-A/D conversion,”? IEEE J. Solid-State Circuits, vol. SC-14, pp. 778–781, Aug. 1979.
31. D.B. Hildrebrand, private communication.
32. A.S. Grove, Physics and Technology of Semiconductor Devices. New York: Wiley, 1977.
33. R. Siewatz and M. Green, “Space charge calculations for semiconductors,”? J. Appl. Phys., vol. 29, p. 1034, July 1958.
34. K. Yamakido, T. Suzuki, H. Shirasu, M. Tanaka, K. Yasunari, J. Sakaguchi, and S. Hagawara, “A single-chip CMOS filter/CODEC,”? IEEE J. Solid-State Circuits, vol. SC-16, pp. 302–307, Aug. 1981.
35. D. Senderowicz, D.A. Hodges, and P.R. Gray, “High-performance NMOS operational amplifier,”? IEEE J. Solid-State Circuits, vol. SC-13, pp. 760–766, Dec. 1978.
36. H. Shichman and D.A. Hodges, “Modeling and simulation of insulated-gate field-effect transistors,”? IEEE J. Solid-State Circuits, vol. SC-3, pp. 285–289, Sept. 1968.
37. W.M. Penney and L. Lau, Ed., MOS Integrated Circuits. New York: Van Nostrand-Reinhold, 1972.
38. R.S.C. Cobbold, Theory and Applications of Field-Effect Transistors. New York: Wiley, 1970.
39. R.M. Swanson and J.D. Meindl, “Ion-implanted complementary CMOS transistors in low-voltage circuits,”? IEEE J. Solid-State Circuits, vol. SC-7, pp. 146–153, Apr. 1972.
40. K.S. Tan and P.R. Gray, “Fully integrated analog filters using Bipolar-JFET technology,”? IEEE J. Solid-State Circuits, vol. SC-13, pp. 814–821, Dec. 1978.
41. M. Banu and Y.P. Tsividis, “Fully integrated active RC filters in MOS technology,”? in Dig. Int. Solid-State Circuits Conf., pp. 244, 245, 313, 1983.
42. K. Matsui, T. Matsuura, and K. Iwasaki, “2 micron CMOS switched-capacitor circuits for analog video LSI,”? in Dig. 1982 Int. Symp. on Circuits and Systems, pp. 241–244, May 1982.
43. Y.P. Tsividis, “Relation between incremental intrinsic capacitances and transconductances in MOS transistors,”? IEEE Trans. Electron Devices, vol. ED-27, pp. 946–948, May 1980.
44. M.B. Das and J.M. Moore, “Measurement and interpretation of low-frequency noise in FETs,”? IEEE Trans. Electron Devices, vol. ED-21, pp. 247–257, Apr. 1974.
45. F.M. Klassen, “Characterization of low-frequency 1/f noise in MOS transistors,”? IEEE Trans. Electron Devices, vol. ED-18, pp. 887–891, Oct. 1971.
46. J. Bertails, “Low frequency noise considerations for MOS amplifier design,”? IEEE J. Solid-State Circuits, vol. SC-14, pp. 773–776, Aug. 1979.
47. R.W. Brodersen and S.P. Emmons, “Noise in buried channel charge-coupled devices,”? IEEE J. Solid-State Circuits, vol. SC-11, pp. 147–155, Feb. 1976.
48. K.C. Hsieh and P.R. Gray, “A low-noise chopper-stabilized differential switched-capacitor filtering technique,”? in Dig. Solid-State Circuits Conf. pp. 128, 129, 266, 1981.
49. D.J. Allstot, “MOS switched capacitor ladder filters,”? Ph.D. dissertation, University of California, Berkeley, 1979.
50. I.A. Young, “A high performance all-enhancement NMOS operational amplifier,”? IEEE J. Solid-State Circuits, vol. SC-14, pp. 1070–1077, Dec. 1979.
51. R.H. Dennard, F.H. Gaenssler, H.N. Yu, V.L. Rideout, E. Bassouts, and A.R. Leblanc, “Design of ion implanted MOSFETs with very small physical dimensions,”? IEEE J. Solid-State Circuits, vol. SC-9, pp. 256–268, Oct. 1974.
52. P.R. Gray and R G. Meyer, “MOS operational amplifier design-A tutorial overview,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 969–982, Dec. 1982.
53. W.C. Black, Jr., R.H. McCharles and D.A. Hodges, “CMOS process for high performance, analog LSI,”? in Proc. IEDM, pp. 331–339, 1976.
54. R. Troutman, “Avalanche currents in MOS devices,”? in Proc. IEDM, pp. 43–46, 1974.
55. R.H. McCharles and D.A. Hodges, “Charge circuits for analog LSI,”? IEEE Tram. Circuits Syst., vol. CAS-25, pp. 490–497, July 1978.
56. F. Krummenacher, “High voltage-gain CMOS OTA for micropower switched capacitor filters,”? Electron. Lett., vol. 17, no. 4, pp. 160–164, Feb. 1981.
57. E. Toy, “An NMOS operational amplifier,”? in Dig. Int. Solid-State Circuits Conf., pp. 134–135, 1979.
58. Y.P. Tsividis, D.L. Fraser, Jr., and J. E Dziak, “A process-insensitive high performance NMOS operational amplifier,”? IEEE J. Solid-State Circuits, vol. SC-15, pp. 921–928, Dec. 1980.
59. D. Senderowicz and J.H. Huggins, “A low noise NMOS operational amplifier,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 999–1008, Dec. 1982.
60. G. Smarandoiu, D.A. Hodges, P.R. Gray, and G.F. Lansburg, “CMOS pulse-code-modulation voice CODEC,”? IEEE J. Solid-State Circuits, vol. SC-13, pp. 504–510, Aug. 1978.
61. J. E Solomon, “The monolithic operational amplifier-A tutorial study,”? IEEE J. Solid-State Circuits, vol. SC-9, pp. 314–322, Dec. 1974.
62. C.T. Chuang, “Analysis of the settling behavior of an operational amplifier,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 74–80, Feb. 1982.
63. J.S. Brugler and P.G.A. Jespers, “Charge pumping in MOS devices,”? IEEE Trans. Electron Devices, vol. ED-16, pp. 297–302, Mar. 1969.
64. R.A. Reed, private communication.
65. J.B. Weiser, private communication.
66. M.B. Terry, private communication.
67. R D. Jolly and R.H. McCharles, “A low-noise amplifier for switched capacitor filters,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 1192–1194, Dec. 1982.
68. P.R. Gray and R.G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1977.
69. M.G. Degrauwe, J. Rigmenants, E A. Vittoz, and H.J. DeMan, “Adaptive biasing CMOS amplifiers,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 522–528, June 1982.
70. B.J. Hosticka, “Dynamic CMOS Amplifiers,”? IEEE J. Solid-State Circuits, vol. SC-15, pp. 887–894, Oct. 1980.
71. B.J. Hosticka, D. Herbst, B. Hoefflinger, U. KJeine, J. Pandel, and R. Schweer, “Real-time programmable low-power SC bandpass filter,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 499–506, June 1982.
72. D.J. Allstot and K.S. Tan, “Simplified MOS switched-capacitor ladder filter structures,”? IEEE J. Solid-State Circuits, vol. SC-16, pp. 724–729, Dec. 1981.
73. K. Martin, “Improved circuits for the realization of switched-capacitor filters,”? IEEE Trans. Circuits Syst., vol. CAS-27, pp. 237–244, Apr. 1980.
74. R. Gregorian, “An offset-free switched-capacitor biquad,”? Microelectron. J., vol. 13, no. 4, pp. 37–40, 1982.
75. C.A. Gobet and A. Knob, “Noise analysis of switched-capacitor networks,”? in Dig. Int. Symp. on Circuits and Systems, pp. 856–859, 1981.
76. B. Furrer and W. Guggenbuhl, “Noise analysis of sampled-data circuits, in Dig. Int. Symp. on Circuits and Systems, pp. 860–863, 1981.
77. J.H. Fischer, “Noise sources and calculation techniques for switched-capacitor filters,”? IEEE J. Solid-State Circuits, vol. SC-17, pp. 742–752, Aug. 1982.
78. S. Wong and C.A.T. Salama, “Impact of scaling on MOS analog performance,”? IEEE J. Solid-State Circuits, vol. SC-18, pp. 106–114, Feb. 1983.