Statistical Simulation of the IC Manufacturing Process

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 1, Issue 3, 1982, Pages 120-131

  Strojwas, Andrzej J ^b  

^a WARSAW UNIVERSITY OF TECHNOLOGY   (Poland)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICES, BIPOLAR - MATHEMATICAL MODELS;

STATISTICAL SIMULATION;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 0020782723     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1982.1270003     Document Type: Article

References (33)

1. G. D'Andrea and H. Murrman, “Correction terms for contacts of diffused resistors,” IEEE Trans. Electron Devices, vol. ED-17, pp. 484-485, June 1970.
2. D. A. Antoniadis et al., “Boron near-intrinsic 〈100〉 and 〈111〉 silicon under inert and oxidizing ambients-diffusion and segregation,” J. Electrochem. Soc, vol. 125, no. 5, pp. 813-819, May 1978.
3. D. A. Antoniadis, S. E. Hansen, and R. W. Dutton, “SUPREM II-A program for IC process modeling and simulation,” Tech. Rep. 5019-2, Stanford Electronic Lab., June 1978.
4. D. A. Antoniadis and R. W. Dutton, “Models for computer simulation of complete IC fabrication process,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 412-422, Apr. 1979.
5. J. W. Bandler et al., “A nonlinear programming approach to optimal design centering and tuning,” IEEE Trans. Circuit Syst., vol. CAS-23, pp. 155-165, Mar. 1976.
6. B. L. Biehl, BIASD-Reference manual.
7. D. M. Caughey and R. E. Thomas, “Carrier mobilities in silicon empirically related to doping and field,” Proc. IEEE, vol. 55, pp. 2192-2193, Dec. 1967.
8. K. Cave, “The base diffusion profile arising from boron redistribution in the oxide-A useful approximation,” Solid State Electronics, vol. 8, no. 12, pp. 991-993, 1965.
9. S. Chou, “An investigation of lateral transistor-D.C. characteristics,” Solid State Electronics, vol. 14, no. 9, pp. 811-826, 1971.
10. R. A. Colclaser, Microelectronics: Processing and Device Design. New York: Wiley, 1980.
11. B. E. Deal and A. S. Grove, “General relationship for the thermal oxidation of silicon,” J. Appl. Phys., vol. 36, no. 12, pp. 3770-3778, Dec. 1965.
12. S. W. Director and G. D. Hachtel, “The simplicial approximation approach to design centering and tolerance assignment,” IEEE Trans. Circuit Syst., vol. CAS-24, pp. 363-371, July 1977.
13. R. B. Fair, “Boron diffusion in silicon-concentration and orientation dependence, background effects, and profile estimation,” J. Electrochem. Soc., vol. 122, no. 6, pp. 800-805, June 1975.
14. –, “A Quantitative model for the diffusion of phosphorus in silicon and emitter dip effect,” J. Electrochem. Soc., vol. 124, no. 7, pp. 1107-1117, July 1977.
15. J. Gempel, Tech. Univ. of Warsaw, private communication.
16. D. J. Hamilton and W. G. Howard, Basic Integrated Circuit Engineering. New York: McGraw Hill, 1975.
17. J. C. Irvin, “Resistivity of bulk silicon and of diffused layers in silicon,” Bell Syst. Tech. J., vol. 41, pp. 387-410, Mar. 1962.
18. W. Kuzmicz, Tech. Univ. Warsaw, unpublished manuscript.
19. W. Maly and A. J. Strojwas, “Simulation of bipolar elements for statistical circuit design,” in Proc. of ISCAS, pp. 788-791, 1979.
20. W. Maly, A. J. Strojwas, and S. W. Director, “Fabrication based statistical design of monolithic IC's,” in Proc. of ISCAS, pp. 135-138, 1981.
21. W. Maly and S. W. Director, “Dimension reduction procedure for simplicial approximation approach to design centering,” IEE Proc. 127(6) Proc. Inst. Elect. Eng., vol. 127, no. 6, pp. 255-259, Dec. 1980.
22. –, “Characterization of random behaviour of the IC manufacturing process,” in Proc. of European Conf. Electronic Design Automation, Univ. of Sussex, Sept. 1981.
23. W. Maly and T. Gutt, “Base and emitter simulation models,” in Proc. of European Conference on Electronic Design Automation, pp. 88-91, Univ. Sussex, 1979.
24. –, “Simulation of quality control system applied in silicon IC technology,” in Simulation of Control Systems, I. Troch (ed.) The Netherlands: North Holland, 1978, pp. 285-287.
25. D. K. Lynn et al., Analysis and design of IC. New York: McGraw-Hill, 1962.
26. J. F. Pinel and K. Singhal, “Efficient Monte Carlo computation of circuit yield using importance sampling,” in Proc. of ISCAS, pp. 363-371, 1977.
27. G. Rey and J. P. Bailbe, “Some aspects of current gain variation in bipolar transistor,” Solid State Electronics, vol. 17, no. 9, pp. 1045-1057, Oct. 1974.
28. W. R. Runyan, Silicon Semiconductor Technology. New York: McGraw-Hill, 1965.
29. P. L. Shah and W. H. Schroen, “A process model for sequential diffusion and redistribution in silicon LSI technology,” in Proc. of Electrochem. Soc. Meeting, pp. 400-403, May 1975. Extended Abstr. No. 170.
30. W. H. Schroen, “Process modeling,” in NATO Study Institute on Process and Device Modeling for Integrated Circuit Design, pp. 767-793, July 1977.
31. J. Slotboom and H. C. De Graf, “Measurements of bandgap narrowing in Si bipolar transistors,” Solid State Electronics, vol. 19, no. 1, pp. 857-862, 1976.
32. A. J. Strojwas and S. R. Nassif, FABRICS Manual, Tech. Rep. DRC-18-30-81, Dep. Elect. Eng. and Design Res. Center, Carnegie-Mellon University, Pittsburgh, PA, June 1981.
33. R. J. Whittier and D. A. Tremere, “Current gain and cutoff frequency falloff at high currents,” IEEE Trans. Electron Devices, vol. ED-16, pp. 39-57, Jan. 1969.