The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 1, Issue 3, 1982, Pages 131-145

  Ruehli, Albert E ^b   Sangiovanni Vincentelli, Alberto L ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL TECHNIQUES - TIME DOMAIN ANALYSIS; SEMICONDUCTOR DEVICES, MOS;

WAVEFORM RELAXATION (WR) METHOD;

INTEGRATED CIRCUITS, LSI;

EID: 0020781156     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1982.1270004     Document Type: Article

References (19)

1. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Electronics Res. Lab. Rep. ERL-M520, Univ. California, Berkeley, May 1975.
2. W. T. Weeks, A. J. Jimenez, G. W. Mahoney, D. Mehta, H. Qassemzadeh, and T. R. Scott, “Algorithms for ASTAP-A network analysis program,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 628-624, Nov. 1973.
3. B. R. Chawla, H. K. Gummel, and P. Kozak, “MOTIS-An MOS timing simulator,” IEEE Trans. Circuits Syst., vol. CAS-22, pp. 901-910, Dec. 1975.
4. A. R. Newton, “The simulation of large scale integrated circuits,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 741-749, Sept. 1979.
5. A. R. Newton, “The simulation of large scale integrated circuits,” Univ. California, Berkeley, Electronics Res. Lab., Memo. ERL-M78/52, July 1978.
6. G. Arnout and H. De Man, “The use of threshold functions and Boolean-controlled network elements for macromodelling of LSI circuits,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 326-332, June 1978.
7. N. B. G. Rabbat, A. L. Sangiovanni-Vincentelli, and H. Y. Hsieh, “A multilevel Newton algorithm with macromodelling and latency for the analysis of large-scale nonlinear circuits in the time domain,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 733-741, Sept. 1979.
8. G. DeMicheli and A. L. Sangiovanni-Vincentelli, “Numerical properties of algorithms for the timing analysis of MOS VLSI circuits,” in Proc. ECCTD'81, The Hague, Aug. 1981.
9. A. Vladimirescu and S. Liu, “The simulation of MOS integrated circuits using SPICE2,” Univ. California, Berkeley, Electronic Res. Lab. Memo. UCB/ERL-M80/7, Oct. 1980.
10. A. E. Ruehli, A. L. Sangiovanni-Vincentelli, and N. B. G. Rabbat, “Time analysis of large scale circuits containing one-way macro-models,” in IEEE Proc. Int. Symp. Circuits and Systems, 1980.
11. W. Kahan, private notes, 1975.
12. C. W. Ho, A. E. Ruehli and P. A. Brennan, “The modified nodal approach to network analysis,” IEEE Trans. Circuits Syst., vol. CAS-22, pp. 504-509, June 1975.
13. R. Varga, Matrix Iterative Analysis. Englewood Cliffs, NJ: Prentice Hall, 1962.
14. G. D. Hachtel, R. K. Brayton, and F. G. Gustavson, “The sparse tableau approach to network analysis and design,” IEEE Trans. Circuit Theory, vol. CT-18, pp. 101-113, Jan. 1971.
15. J. M. Ortega and W. C. Rheinboldt, Iterative Solution of Nonlinear Equations in Several Variables. New York: Academic, 1970.
16. E. Lelarasmee, “The waveform relaxation method for the time domain analysis of large scale nonlinear dynamical systems,” Ph.D. dissertation, Univ. California, Berkeley, 1982.
17. J. K. Hale, Ordinary Differential Equations. New York: McGraw-Hill, 1969.
18. E. Lelarasmee and A. L. Sangiovanni-Vincentelli, “RELAX: A new circuit simulator for large scale MOS integrated circuits,” Univ. California, Berkeley, Electronic Res. Lab., Memo. UCB/ ERL-M82/6, Feb. 1982.
19. E. Lelarasmee, A. E. Ruehli, and A. L. Sangiovanni-Vincentelli, “The waveform relaxation method for time domain analysis of large scale integrated circuit,” Univ. California, Berkeley, Electronic Res. Lab., Memo. UCB/ERL-M81/75, June 1981.