Device Modeling

Proceedings of the IEEE

Volumn 71, Issue 1, 1983, Pages 10-33

  Engl, Walter L ^a   Dirks, Heinz K ^a   Meinerzhagen, Bernd ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER-AIDED DEVICE MODELING; DEVICE NUMERICAL MODELING; POTENTIAL DISTRIBUTIONS; WAFER PROCESS SIMULATOR;

COMPUTER SIMULATION - APPLICATIONS; INTEGRATED CIRCUITS, VLSI; SEMICONDUCTOR DEVICES, MOS - MATHEMATICAL MODELS; TRANSISTORS, BIPOLAR - STANDARDIZATION;

SEMICONDUCTOR DEVICES;

EID: 0020588565     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/PROC.1983.12524     Document Type: Article

References (122)

1. O. Madelung, Introduction to Solid-State Theory. Berlin: Springer, 1978.
2. A. H. Marshak and K. M. van Vliet, “Electrical current in solids with position-dependent band structure,” Solid-State Electron., vol. 21, pp. 417-427, 1978.
3. K. M. van Vliet and A. H. Marshak, “The Shockley-like equations for the carrier densities and the current flows in materials with a nonuniform composition,” Solid-State Electron., vol. 23, pp. 49-53, 1980.
4. C. R. Crowell and S. M. Sze, “Current transport in metal-semiconductor barriers,” Solid-State Electron., vol. 9, p. 1035, 1966.
5. D. M. Caughey and R. E. Thomas, “Carrier mobilities in silicon empirically related to doping and field,” Proc. IEEE, vol. 55, pp. 2192-2193, 1967.
6. G. Baccarani and P. Ostoja, “Electron mobility empirically related to the phosphorus concentration in silicon,” Solid-State Electron., vol. 18, pp. 579-580, 1975.
7. A. Meresse, H. Levi, Y. Simon, and M. Blazquez, “Sur l’etude de 1’influence de la mobilite sur la repartition des porteur dans la base d’une transistor on Silicium obtenu par double diffusion,” C. R. Acad, Sci. Paris, vol. 270, ser. B, pp. 1394-1397, June 1970.
8. F. Dannhauser, “Die Abhangigkeit der Tragerbeweglichkeit in Silizium von der Konzentration der freien Ladungstrager—I,” Solid-State Electron., vol. 15, pp. 1371-1375, 1972.
9. J. Krausse, “Die Abhangigkeit der Tragerbeweglichkeit in Silizium von der Konzentration der freien Ladungstrager—II,” Solid-State Electron., vol. 15, pp. 1377-1381, 1972.
10. W. Anheier and W. L. Engl, “Numerical analysis of gate triggered SCR tum-on transients,” in IEEE IEDM Dig. Tech. Papers (Washington, D.C.), pp. 303A-303D, 1977.
11. K. K. Thomber, “Relation of drift velocity to low-fleld mobility and high-fleld saturation velocity,” J. AppL Phys., vol. 51, no. 4, pp. 2127-2136, 1980.
12. B. V. Gokhale, “Numerical solution for a one-dimensional silicon n-p-n transistor,” IEEE Trans. Electron Devices, vol. ED-17, pp. 594-602, 1970.
13. K. Yamaguchi, “Field-dependent mobility model for twodimensional numerical analysis of MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-26, pp. 1068-1074, 1979.
14. J. Cooper and D. F. Nelson, “Measurement of the high-field velocity of electrons in inversion layers on silicon,” IEEE Elec. tron Devices Lett., vol. EDL-2, pp. 171-173, 1981.
15. S. Selberherr, A. Schiitz, and H. W. Potzl, “Minimos-A twodimensional MOS transistor analyzer,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1540-1549, 1980.
16. A. H. Marshak and K. M. van Vliet, “Carrier densities and emitter efficiency in degenerate materials with position-dependent band structure,” Solid-State Electron., vol. 21, pp. 429-434, 1978.
17. M. S. Mock, “Transport equations in heavily doped silicon, and the current gain of a bipolar transistor,” Solid-State Electron., vol. 16, pp. 1251-1259, 1973.
18. A. Nakagawa, “One-dimensional device model of the n-p-n bipolar transistor including heavy doping effects under Fermi statistics,” Solid-State Electron., vol. 22, pp. 943-949, 1979.
19. J. W. Slotboom and H. C. De Graaff, “Measurements of bandgap narrowing in Si bipolar transistors,” Solid-State Electron., vol. 19, pp. 857-862, 1976.
20. A. W. Wieder, “Emitter effects in shallow bipolar devices: Measurements and consequences,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1402-1408, 1980.
21. R. P. Mertens, J. L. van Meerbergen, J. F. Nijs, and R. T. van Overstraeten, “Measurement of the minority-carrier transport parameters in heavily doped silicon,” IEEE Trans. Electron Devices, vol. ED-27, no. 5, 1980.
22. A. Selloni and S. T. Pantelides, Phys. Rev. Lett., Oct. 15, 1982.
23. S. T. Pantelidis and A. Selloni, to be published.
24. D. L. Scharfetter, “Measured dependence of lifetime upon defect density and temperature in depletion layers of epitaxial silicon diodes,” presented at the Solid-State Devices Res. Conf., Santa Barbara, CA, 1967.
25. J. G. Fossum and D. S. Lee, “A physical model for the dependence of carrier lifetime on doping density in nondegenerate silicon,” Solid-State Electron., vol. 25, no. 8, pp. 741-747, 1982.
26. J. Dziewor and W. Schmid, “Auger coefficients for highly doped and highly excited silicon,” AppL Phys. Lett., vol. 31, pp. 346-348, 1977.
27. J. O. Beck and R. Conradt, “Auger recombination in silicon,” Solid-State Commun., vol. 13, pp. 93-95, 1973.
28. G. Strang and G. J. Fix, An Analysis of the Finite Element Method Englewood Cliffs, NJ: Prentice-Hall, 1973.
29. R. S. Varga, Matrix Iterative Analysis. Englewood Cliffs, NJ: Prentice-Hall, 1962.
30. J. A. Greenfield and R. W. Dutton, “Nonplanar VLSI device analysis using the solution of Poisson’s equation,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1520-1532, 1980.
31. R. H. Mac Neal, “An asymmetrical finite difference network,” Quart. Appl. Math., vol. 11, pp. 295-310, 1953.
32. E. M. Buturla, P. E. Cottrell, B. M. Grossman, and K. A. Sals-burg, “Finite-element analysis of semiconductor devices: The Fielday program,” IBM J. Res. Develop., vol. 25, pp. 218-231, 1981.
33. W. L. Engl and H. Dirks, “Numerical device simulation guided by physical approaches,” in Numerical Analysis of Semiconductor Devices, B. T. Browne and J.J.H. Miller, Eds. Dublin, Ireland: Boole Press, 1979.
34. D. L. Scharfetter and H. K. Gummel, “Large-signal analysis of a silicon read diode oscillator,” IEEE Trans. Electron Devices, vol. ED-16, pp. 64-77, 1969.
35. J. W. Slotboom, “Computer aided two dimensional analysis of bipolar transistors,” IEEE Trans. Electron. Devices, vol. ED-20, pp. 669-679, 1973.
36. H. H. Heimeier, “A two dimensional numerical analysis of a silicon n-p-n transistor,” IEEE Trans. Electron. Devices, vol. ED-20, pp. 708-714, 1973.
37. O. Manck, H. H. Heimeier, and W. L. Engl, “High injection in a two-dimensional transistor,” IEEE Trans. Electron. Devices, vol. ED-21, pp. 403-409, 1974.
38. G. D. Hachtel, M. Mack, and R. R. O’Brien, “Semiconductor device analysis via finite elements,” in Conf. Rec. 8th Asilomar Conf. on Circuits, Systems, and Computers 1974, pp. 332-338, 1974.
39. M. S. Mock, “Time-dependent simulation of coupled devices,” in Numerical Analysis of Semiconductor Devices and Integrated Circuits, B. T. Browne and J.J.H. Miller, Eds. Dublin, Ireland: Boole Press, 1981.
40. “Time discretisation of a nonlinear initial value problem,” J. Comput. Phys., vol. 21, pp. 20-37, 1976.
41. A. De Mari, “An accurate numerical one-dimensional solution of the p-n junction under arbitrary transient conditions,” Solid-State Electron., vol. 11, pp. 1021-1053, 1968.
42. G. D. Hachtel, R. C. Joy, and J. W. Cooley, “A new efficient one-dimensional analysis program for junction device modeling,” Proc. IEEE, vol. 60, pp. 86-98, 1972.
43. O. Manck and W. L. Engl, “Two dimensional computer simulation for switching a bipolar transistor out of saturation,” IEEE Trans. Electron Devices, vol. ED-22, pp. 339-347, 1975.
44. G. D. Hachtel, M. H. Mack, R. R. O’Brien, and B. Speelpenning, “Semiconductor analysis using finite elements—Part I: Computational aspects,” IBM J. Res. Develop., vol. 25, pp. 232-245, 1981.
45. H. P. Strohband, “New results on stability of the BDG-integra-tion method with non-constant stepsize and order,” in Asilomar Conf. on Circuits, Systems and Computers, Conf. Rec., pp. 354-358, 1975.
46. R. K. Bray ton, F. G. Gustavson, and G. D. Hachtel, “A new efficient algorithm for solving differential-algebraic systems using implicit backward differentiation formulas,” Proc. IEEE, vol. 60, pp. 98-108, 1972.
47. R. Laur and H. P. Strohband, “Numerical modeling technique for computer aided circuit design,” in IEEE Int. Symp. Circuits and Systems, Proc., pp. 247-250, 1976.
48. W. L. Engl and H. Dirks, “Functional device simulation by merging numerical building blocks,” in Numerical Analysis of Semiconductor Devices and Integrated Circuits. B. T. Brown and J.J.H. Miller, Eds: Dublin, Ireland: Boole Press, 1981. [49} D. Vandorpe, J. Borel, G. Merckel, and P. Saintot, “An accurate two-dimensional numerical analysis of the MOS transistor,” Solid-State Electron., vol. 15, p. 547, 1972.
49. H. K. Gummel, “A self-consistent iterative scheme for onedimensional steady state transistor calculations,” IEEE Trans. Electron Devices, vol. ED-11, pp. 455-465, 1964.
50. E. M. Buturla and P. E. Cotrell, “Simulation of semiconductor transport using coupled and decoupled solution techniques,” Solid-State Electron., vol. 23, pp. 331-334, 1980.
51. W. L. Engl, O. Manck, and A. W. Wieder, “Modeling of bipolar devices,” in Process and Device Modeling for Integrated Circuit Design, F. van de Wiele, W. L. Engl, and P. G. Jespers, Eds., Leyden, The Netherlands: Noordhoff Int. Publ., 1977, pp. 377-418.
52. J. D’Arcy, E. J. Prendergast, and P. Lloyd, “Modeling of bipolar device structures—Physical simulations,” IEDM Dig. Tech. Papers, pp. 516-519, 1981.
53. T. Adachi, A. Yishii, and T. Sudo, “Two-dimensional semiconductor analysis using finite-element method,” IEEE Trans. Electron Devices, vol. ED-26, pp. 1026-1031, 1979.
54. A. Yoshii, S. Horiguchi, M. Tomizawa, H. Kitazawa, and T. Sudo, “Three-dimensional analysis for semiconductor devices,” Japan Inst. Electron. Comm. Engineers Tech. Rep. SSD-80-15, pp. 55-62, 1980 (in Japanese).
55. T. Wada and R.L.M. Dang, “Modification of ICCG method for application to semiconductor device simulators,” Electron. Lett., vol. 18, pp. 265-266, 1982.
56. W. L. Engl, R. Laur, and H. K. Dirks, “MEDUSA-A simulator for modular circuits,” IEEE Trans. Computer-Aided Des., vol. CAD-1, pp. 85-93, 1982.
57. J. W. Slotboom and A.H.M. Goorman, “An efficient quasi threedimensional bipolar transistor analysis program,” in Numerical Analysis of Semiconductor Devices, B. T. Brown and J.J.H. Miller, Eds. Dublin, Ireland: Boole Press, 1979.
58. K. Hanihara, H. Yanai, and T. Kamiya, “Efficient dc and ac analysis of I2L devices based on quasi-three-dimensional modeling,” IEEE Trans. Electron Devices, vol. ED-29, pp. 418-429, 1982.
59. M. B. Barron, “Computer aided analysis of insulated gate field effect transistors,” Stanford Univ. Tech. Rep. 5501-1, Stanford, CA, 1969.
60. M. Reiser, “A two-dimensional numerical FET model for dc, ac and large-signal analysis,” IEEE Trans. Electron Devices, vol. ED-20, pp. 35-45, 1973.
61. M. S. Mock, “A two-dimensional mathematical model of the insulated-gate field-effect transistor,” Solid-State Electron., vol. 16, pp. 601-609, 1973.
62. R. Kasai and T. Kimura, “Two-dimensional structure analysis of short channel C-MOS and transient analysis of the C-MOS Circuits,” Monograph of Technical Group of IECE Japan, ED76-5, 1976 (in Japanese).
63. H. Masuda et al., “Short channel MOS-IC based on accurate two-dimensional device design,” Monograph of Technical Group of IECE Japan, SSD75-20, 1975 (in Japanese).
64. M. Fukuma and Y. Okuto, “Analysis of short channel MOS FET’s in saturation,” Monograph of Technical Group of IECE Japan, SSD78-6, 1978 (in Japanese).
65. S. Selberherr, W. Fichtner, and H. W. Potzl, “MINIMOS-A program package to facilitate MOS design and analysis,” in Numerical Analysis of Semiconductor Devices. B. T. Brown and J.J.H. Miller, Eds. Dublin, Ireland: Boole Press, 1979.
66. F. H. De la Moneda, “Threshold voltage from numerical solution of the two-dimensional MOS transistor,” IEEE Trans. Circuit Theory, vol. CT-20, pp. 666-673, 1973.
67. C. L. Wilson and J. L. Blue, “Two-dimensional finite element charge-sheet model of a short-channel MOS transistor,” Solid-State Electron., vol. 25, pp. 461-477, 1982.
68. E. M. Buturla, P. E. Cottrel, B. M. Grossmann, K. A. Salsburg, M. B. Lawior, and C. T. McMullen, “Three-dimensional finite element simulation of semiconductor devices,” in IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp. 76-77, 1980.
69. A. Yoshii, S. Horiguchi, and T. Sudo, “A numerical analysis for very small semiconductor devices,” in IEEE Int. Solid-State Circuits Conf, Dig. Tech. Papers, pp. 80-81, 1980.
70. A. Yoshii, H. Kitazawa, M. Tomizawa, S. Horiguchi, and T. Sudo, “A three-dimensional analysis of semiconductor devices,” IEEE Trans. Electron Devices, vol. ED-29, pp. 184-189, 1982.
71. J. Agraz-Giierena, P. T. Panousis, and B. L. Morris, “OXIL, A versatile bipolar VLSI technology,” IEEE J. Solid-State Circuits, vol. SC-15, pp. 462-466, 1980.
72. J. L. D’Arcy, P. Lloyd, E. J. Prendergast, H. Dirks, W. L. Engl, and W. Lunkenheimer, “Efficient 2 & 3D bipolar device simulations using MEDUSA,” to be published.
73. G. W. Taylor, “Subthreshold conduction in MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-25, pp. 337-350, 1978.
74. U. Niggebriigge, “Silizium-MOSFETs mit kleinen Kanallängen,” thesis, TH Aachen, Aachen, Germany, 1981.
75. A. Schütz, S. Selberherr, and H. W. Pötzl, “A two-dimensional model of the avalanche effect in MOS transistors,” Solid-State Electron., vol. 25, pp. 177-183, 1982.
76. A. Schutz, “Simulation des Lawinendurchbruchs in MOS-Transistoren,” thesis, TU Wien, Wien, Austria, 1982.
77. H.K.J. Ihantola and J. L. Moll, “Design theory of a surface field-effect transistor,” Solid-State Electron., vol. 7, pp. 423-430, 1964.
78. C. T. Sah, “Characteristics of the metal-oxide-semiconductor transistor,” IEEE Trans. Electron Devices, vol. ED-11, pp. 324345, 1964.
79. C. T. Sah and H. C. Pao, “The effects of fixed charge on the characteristics of metal-oxide-semiconductor transistors,” IEEE Trans. Electron Devices, vol. ED-13, pp. 393-409. 1966.
80. M. B. Barron, “Low level currents in insulated gate field effect transistors,” Solid-State Electron., vol. 15, pp. 293-309, 1972.
81. R. M. Swanson and J. D. Meindl, “Ion-implanted complementary MOS transistors in low-voltage circuits,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 146-153, 1972.
82. J. R. Brews, “A charge-sheet model of the MOSFET,” Solid-State Electron., vol. 21, pp. 345-355, 1978.
83. V.G.K. Reddi and C. T. Sah, “Source to drain resistance beyond pinch-off in metal-oxide-semiconductor transistors (MOST),” IEEE Trans. Electron Devices, vol. ED-12, pp. 139-141, 1965.
84. G. Merckel, J. Borel, and N. Z. Cupcea, “An accurate large-signal MOS transistor model for use in computer-aided design,” IEEE Trans. Electron Devices, vol. ED-19, pp. 681-690, 1972.
85. F. M. Klaassen, “Review of physical models for MOS transistors,” in Process and Device Modeling for Integrated Circuit Design, F. van de Wiele, W. L. Engl, and P. G. Jespers, Eds. Leyden, The Netherlands: Noordhoff, 1977, pp. 541-571.
86. O. Leistiko, A. S. Grove, and C. T. Sah, ‘‘Electron and hole mobilities in inversion layers on thermally oxidized silicon surfaces,” IEEE Trans. Electron Devices, vol. ED-12, pp. 248254, 1965.
87. D. Frohman-Bentchkowsky, “On the effect of mobility variation on MOS device characteristics,” Proc. IEEE (Lett.), vol. 56, pp. 217-218, 1968.
88. R. H. Crawford, MOSFET In Circuit Design. New York: Mc-Graw-HiH, 1967, pp. 51-69.
89. H. C. Pao and C. T. Sah, “Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors Solid-State Electron., vol. 9, pp. 927-937, 1966.
90. S. M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981, p. 437.
91. R. R. Troutman, “Subthreshold design considerations of insulated gate field-effect transistors,” IEEE J. Solid-State Circuits, vol. SC-9, pp. 55-60, 1974.
92. P. Rossel, H. Martinot, and G. Vassilieff, “Accurate two sections model for MOS transistor in saturation,” Solid-State Electron., vol. 19, pp. 51-56, 1976.
93. D. Frohman-Bentchkowsky and L. Vadasz, “Computer-aided design and characterization of digital MOS integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-4, pp. 57-64, 1969.
94. D. Frohman-Bentchkowsky and A. S. Grove, “Conductance of MOS transistors in saturation,” IEEE Trans. Electron Devices, vol. ED-16, pp. 108-113, 1969.
95. G. Baum, “Driftgeschwindigkeitssattigung bei MOS-Feldeffekt-transistoren,” Solid-State Electron., vol. 13, pp. 789-798, 1970.
96. F. M. Klaassen and W.C.J. de Groot, “Modeling of scaled-down MOS transistors,” Solid-State Electron., vol. 23, pp. 237-242, 1980.
97. A. Popa, “An injection level dependent theory of the MOS transistor in saturation,” IEEE Trans. Electron Devices, vol. ED-19, pp. 774-781, 1972.
98. B. Hdfflinger, H. Sibbert, and G. Zimmer, “Model and performance of hot-electron MOS transistors for VLSI,” IEEE Trans. Electron Devices, vol. ED-26, pp. 513-520, 1979.
99. Y. A. El-Mansy and A. R. Boothroyd, “A simple two-dimensional model for IGFET operation in the saturation region,” IEEE Trans. Electron Devices, vol. ED-24, pp. 254-262, 1977.
100. F. N. Trofimenkoff, “Field-dependent mobility analysis of the field-effect transistor,” Proc. IEEE (Corresp.), vol. 53, pp. 1765-1766, 1965.
101. B. Hoeneisen and C. A. Mead, “Current-voltage characteristics of small size MOS transistors,” IEEE Trans. Electron Devices, (Corresp.), vol. ED-19, pp. 382-383, 1972.
102. L. M. Dang, “A simple current model for short-channel IGFET and its application to circuit simulation,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 358-367, 1979.
103. L. D. Yau, “A simple theory to predict the threshold voltage of short-channel IGFET’s,” Solid-State Electron., vol. 17, pp. 1059-1063, 1974. [105] G. W. Taylor, “The effects of two-dimensional charge sharing on the above-threshold characteristics of short-channel IGFET’s,” Solid-State Electron., vol. 22, pp. 701-717, 1979.
104. P. K. Chatterjee and J. E. Leiss, “An analytic charge-sharing predictor model for submicron MOSFET’s,” IEEE IEDM Dig. Tech. Papers (Washington, DC), pp. 28-33, 1980.
105. G. Merckel, “A simple model of the threshold voltage of short and narrow channel MOSFET’s,” Solid-State Electron., vol. 23, pp. 1207-1213, 1980.
106. H. Masuda, M. Nakai, and M. Kubo, “Characteristics and limitation of scaled-down MOSFET’s due to two-dimensional field effect,” IEEE Trans. Electron Devices, vol. ED-26, pp. 980986, 1979.
107. T. Toyabe and S. Asai, “Analytical models of threshold voltage and breakdown voltage of short-channel MOSFET’s derived from two-dimensional analysis,” IEEE Trans. Electron. Devices, vol. ED-26, pp. 453-461, 1979.
108. W. Shockley, “The theory of p-n junction in semiconductors junction transistors,” BellSyst. Tech. J., vol. 28, p. 435, 1949.
109. J. J. Ebers and J. L. Moll, “Large signal behavior of junction transistors,” Proc. IRE, vol. 42, p. 1761, 1954.
110. J. L. Moll, “Large-signal transient response of a junction transistor,” Proc. IRE, vol. 42, p. 1773, 1954.
111. E. D. Johnson, C. T. Kleiner, L. R. McMurray, E. Steel, and F. A. Vassolla, “Transient radiation analysis by computer program (TRAC),” in Users Guide (Harry Diamond Labs., Auto-netics Div., North American Rockwell, Anaheim, CA), vol. 1, 1968.
112. J. M. Early, “Effects of space-charge layer widening in junction transistors,” Proc. IRE, vol. 40, p. 1401, 1952.
113. F. A. Lmdholm and D. J. Hamilton, “Incorporation of the early effect in the Ebers-Moll model,” Proc. IRE, vol. 59, p. 1377, 1971.
114. R. Beaufoy and J. J. Sparkes, “The junction transistor as a charge-controlled device,” Automat. Teleph. Electric Commun. J. (London), vol. 4, p. 310, 1957.
115. J. G. Linvill, “Lumped models of transistors and diodes,” Proc. IRE, vol. 46, p. 1141, 1958.
116. H. K. Gummel, “A charge control relation for bipolar transistors,” Bell Syst. Tech. J., vol. 49, p. 115, 1970.
117. H. K. Gummel and H. C. Poon, “An integrated charge control model of bipolar transistors,” Bell Syst. Tech. J., vol. 49, p. 827, 1970.
118. H. C. Poon, “Modeling of bipolar transistor using integral charge control model with application to third-order distortion studies,” IEEE Trans. Electron. Devices, vol. ED-19, p. 719, 1972.
119. H. C. Poon and J. C. Meckwood, “Modeling of avalanche effect in integral charge control model,” IEEE Trans. Electron. Devices, vol. ED-19, p. 90, 1972.
120. H. C. Poon and H. K. Gummel, “Modeling of emitter capacitance,” Proc. IEEE, vol. 57, p. 2181, 1969.
121. B. R. Chawla, “Circuit representation of the integral charge-control model of bipolar transistors,” IEEE J. Solid-State Circuits, vol. SC-6, p. 262, 1971.
122. H. C. De Graaff, “Review of models for bipolar transistors,” in Process and Device Modeling for Integrated Circuit Design, F. van de Wiele, W. L. Engl, and P. G. Jespers, Eds. Leyden, The Netherlands: Noordhoff, 1977, pp. 283-306.