Small-Signal MOSFET Models for Analog Circuit Design

IEEE Journal of Solid-State Circuits

Volumn 17, Issue 6, 1982, Pages 983-998

  Liu, Sally ^a   Nagel, Laurence W ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MOSFET;

TRANSISTORS, FIELD EFFECTS;

EID: 0020291970     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.1982.1051852     Document Type: Article

References (38)

1. D. Kahng and M. M. Atalla, “Silicon-silicon dioxide field induced surface devices,” presented at the IRE Solid-State Device Res. Conf., Carnegie Inst. Technol., Pittsburgh, PA, 1960.
2. G. Moore, “VLSI: Some fundamental challenges,” IEEE Spectrum, vol. 16, pp. 30-37, Apr. 1979.
3. J. R. Brews, W. Fichtner, E. H. Nicollian, and S. M. Sze, “Generalized guide for MOSFET miniaturization,” IEEE Electron Device Lett., vol. EDL-1, pp. 2-4, Jan. 1980.
4. D. A. Hodges, P. R. Gray, and R. W. Brodersen, “Potential of MOS technologies for analog integrated circuits,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 285-294, June 1978.
5. R. J. Bayruns, P. I. Suciu, N. C. Wittwer, D. L. Fraser, Jr., E. N.Fuls, R. A. Kushner, F. R. Ashley, and E. A. Gere, “A fine-line NMOS IC for raster-scan control of a 500-MHz electron-beam deflection system,” IEEE Trans. Electron Devices, vol. ED-29,pp. 737-744, Apr. 1982.
6. H. K. J. Ihantola and J. L. Moll, “Design theory of a surface field-effect transistor,” Solid-State Electron., vol. 7, pp. 423,1964.
7. H. C. Pao and C. T. Sah, “Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors (MOST),” Solid-State Electron., vol. 9, pp. 927-937, 1966.
8. Y. A. El-Mansy, “Modelling of insulated-gate field-effect transistors,” Ph.D. dissertation, Carleton Univ., Ottawa, Ont, Canada, Nov. 1974.
9. J. R. Brews, “A charge-sheet model of the MOSFET,” Solid-State Electron., vol. 21, p. 345, 1978.
10. R. M. Swanson and J. D. Meindl, “Ion-implanted complementary MOS transistors in low-voltage circuits,” IEEE J. Solid-State Circuits, vol. SC-7, pp. 146-153, Apr. 1972.
11. R. R. Troutman, “Subthreshold design considerations for IG-FET's,” IEEE J. Solid-State Circuits, vol. SC-9, pp. 55-60, Apr. 1974.
12. G. W. Taylor, “Subthreshold conduction in MOSFET's,” IEEE Trans. Electron Devices, vol. ED-25, pp. 337-350, Mar. 1978.
13. A. Vladimirescu and S. Liu, “The simulation of MOS integrated circuits using SPICE2,” Memo. UCB/ERL M80/7, Oct. 1980.
14. G. W. Taylor, “A unified device model for a short-channel MOSFET,” presented at the 39th Annu. Device Res. Conf., 1981.
15. W. Fichtner, “Three-dimensional numerical modeling of small-size MOSFET's,” presented at the 39th Annu. Device Res. Conf., 1981.
16. L. W. Nagel, “SPICE2: A computer program to simulate semiconductor circuits,” Univ. California, Berkeley, ERL Memo. ERL-M520, May 1975.
17. IBM, ASTAP General Information Manual (GH20-1271-0). Mechanicsburg, PA: IBM Corp.
18. L. W. Nagel, “ADVICE for circuit simulation,” presented at the 1980 ISCAS Conf., Houston, TX, Apr. 1980.
19. H. C. Poon, “Kth and beyond,” presented at the Workshop on Device Modeling for VLSI, Burlingame, CA, Mar. 29,1979.
20. L. Cong, Bell Telephone Laboratories, private communication.
21. M. P. Lepselter, “X-ray lithography breaks the submicrometer barrier,” IEEE Spectrum, vol. 18, pp. 26-29, May 1981.
22. D. L. Fraser, Jr., H. J. Boll, R. J. Bayruns, N. C. Wittwer, and E. N. Fuls, “Gigabit logic circuits with scaled nMOS,” in ESSCIRC 1981 Dig. Tech. Papers, 7th European Solid-State Circuits Conf., Sept. 1981, pp. 202-203.
23. D. L. Fraser, Jr. et. al, to be published.
24. Y. P. Tsividis, “Design considerations in single-channel MOS analog integrated circuits-A tutorial,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 383-391, June 1978.
25. P. Yang, B. Epler, and P. Chatterjee, “A charge conserving capacitor model for VLSI MOSFET circuit simulation,” presented at the 39th Annu. Device Res. Conf., 1981.
26. D. E. Ward and R. W. Dutton, “A charge-oriented model for MOS transistor capacitances,” IEEE J. Solid-State Circuits, vol. SC-13, Oct. 1978.
27. G. W. Taylor, W. Fichtner, and J. G. Simmons, “A description of MOS internodal capacitances for transient simulations,” IEEE Trans. Computer-Aided Design Integrated Circuits and Syst., to be published.
28. H. Shichman and D. A. Hodges, “Modeling and simulation of insulated-gate field-effect transistor switching circuits,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 285-289, Sept. 1968.
29. H. Shichman, “Integration system of a nonlinear network-analysis program,” IEEE Trans. Circuit Theory, vol. CT-17, pp. 378-386, Aug. 1970.
30. J. E. Meyer, MOS models and circuit simulation, RCA Rev., vol.32, pp. 42-63, Mar. 1971.
31. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1977.
32. R. C. Foss, “What is a MOS model good for?” presented at the MOS Modeling Workshop, San Francisco, CA, Feb. 9, 1982.
33. R. R. Troutman, “VLSI limitations from drain-induced barrier lowering,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 383391, Apr. 1979.
34. D. Frohman-Bentchkowsky and A. S. Grove, “The output conductance of MOST's in saturation,” IEEE Trans. Electron Devices, vol. ED-16, pp. 108-115, Jan. 1969.
35. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: Wiley, 1981.
36. W. Fichtner and H. W. Potz1, “MOS modeling by analytical approximations-Part I: Subthreshold current and threshold voltage,” Int J. Electron., vol. 46, pp. 33-55, 1979.
37. J. J. Barnes, K. Shimohigashi, and R. W. Dutton, “Short-channel MOSFET's in the punch through current mode,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 368-375, Apr. 1979.
38. J. Mar, L. Li, and S. Yu, “Avalanche generation modeling,” presented at the MOS Modeling Workshop, San Francisco, CA, Feb. 9, 1982.