The extra stage cube: A fault-tolerant interconnection network for supersystems

IEEE Transactions on Computers

Volumn C-31, Issue 5, 1982, Pages 443-454

  Adams, George B ^a   Siegel, Howard Jay ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

Distributed processing; Extra Stage Cube; fault tolerance; Generalized Cube; indirect binary n cube; interconnection network; omega; parallel processing; PASM; PUMPS; shuffle exchange; supersystems

Indexed keywords

COMPUTER SYSTEMS, DIGITAL;

EID: 0020126893     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1982.1676021     Document Type: Article

References (29)

1. G. H. Barnes, “Design and validation of a connection network for many-processor multiprocessor systems,” in Proc. 1980 Int. Conf. Parallel Processing, Aug. 1980, pp. 79–80.
2. K. E. Batcher, “The flip network in STARAN,” in Proc. 1976 Int. Conf. Parallel Processing, Aug. 1976, pp. 65–71.
3. K. E. Batcher, “Design of a massively parallel processor,” IEEE Trans. Comput., vol. C-29, pp. 836–840, Sept. 1980.
4. F. A. Briggs, K. Hwang, K. S. Fu, and M. C. Dubois, “PUMPS architecture for pattern analysis and image database management,” in Proc. Pattern Recognition Image Processing Conf., Aug. 1981, pp. 387–398.
5. J. B. Dennis, G. A. Boughton, and C. K. C. Leung, “Building blocks for data flow prototypes,” in Proc. 7th Symp. Comput. Architecture, May 1980, pp. 1–8.
6. T. Feng and C. Wu, “Fault-diagnosis for a class of multistage interconnection networks,” IEEE Trans. Comput., vol. C-30, pp. 743–758, Oct. 1981.
7. M. J. Flynn, “Very high-speed computing systems,” Proc. IEEE, vol. 54, pp. 1901–1909, Dec. 1966.
8. A. Gottlieb, R. Grishman, C. P. Kruskal, K. P. McAuliffe, L. Rudolph, and M. Snir, The NYU ultracomputer—A general-purpose parallel processor, Ultracomput. Note 32, Rep. 034, July 1981, 33 pp.
9. S. I. Kartashev and S. P. Kartashev, “A multicomputer system with dynamic architecture,” IEEE Trans. Comput., vol. C-28, pp. 704–720, Oct. 1979.
10. G. R. Goke and G. J. Lipovski, “Banyan networks for partitioning multimicroprocessor systems,” in Proc. 1st Symp. Comput. Architecture, Dec. 1973, pp. 21–28.
11. D. H. Lawrie, “Access and alignment of data in an array processor,” IEEE Trans. Comput., vol. C-24, pp. 1145–1155, Dec. 1975.
12. S. Lin, An Introduction to Error Correcting Codes. Englewood Cliffs, NJ: Prentice-Hall, 1970, p. 43.
13. W. C. McDonald and J. M. Williams, “The advanced data processing testbed,” in Proc. COMPS AC, Mar. 1978, pp. 346–351.
14. G. J. Nutt, “Microprocessor implementation of a parallel processor,” in Proc. 4th Symp. Comput. Architecture, Mar. 1977, pp. 147–152.
15. J. H. Patel, “Performance of processor-memory interconnections for multiprocessors,” IEEE Trans. Comput., vol. C-30, pp. 771–780, Oct. 1981.
16. M. C. Pease, III, “The indirect binary n-cube microprocessor array,” IEEE Trans. Comput., vol. C-26, pp. 458–473, May 1977.
17. U. V. Premkumar, R. Kapur, M. Malek, G. J. Lipovski, and P. Horne, “Design and implementation of the banyan interconnection network in TRAC,” in Proc. AFIPS 1980 Nat. Comput. Conf., June 1980, pp. 643–653.
18. H. J. Siegel, “Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks,” IEEE Trans. Comput., vol. C-26, pp. 153–161, Feb. 1977.
19. H. J. Siegel, “Interconnection networks for SIMD machines,” Computer, vol. 12, pp. 57–65, June 1979.
20. H. J. Siegel, “A model of SIMD machines and a comparison of various interconnection networks,” IEEE Trans. Comput., vol. C-28, pp. 907–917, Dec. 1979.
21. H. J. Siegel, “The theory underlying the partitioning of permutation networks,” IEEE Trans. Comput., vol. C-29, pp. 791–801, Sept. 1980.
22. H. J. Siegel and R. J. McMillen, “The multistage cube: A versatile interconnection network,” Computer, vol. 14, pp. 65–76, Dec. 1981.
23. H. J. Siegel, L. J. Siegel, F. C. Kemmerer, P. T. Mueller, Jr., H. E. Smalley, Jr., and S. D. Smith, “PASM: A partitionable SIMD/MIMD system for image processing and pattern recognition,” IEEE Trans. Comput., vol. C-30, pp. 934–947, Dec. 1981.
24. H. J. Siegel and S. D. Smith, “Study of multistage SIMD interconnection networks,” in Proc. 5th Symp. Comput. Architecture, Apr. 1978, pp. 223–229.
25. R. J. Swan, S. H. Fuller, and D. P. Siewiorek, “Cm*: A modular multi-microprocessor,” in AFIPS 1977 Nat. Comput. Conf., June 1977, pp. 637–644.
26. S. Thanawastien and V. P. Nelson, “Interference analysis of shuffle/exchange networks,” IEEE Trans. Comput., vol. C-30, pp. 545–556, Aug. 1981.
27. S. Thanawastien, “The shuffle/exchange-plus networks,” presented at ACM Southeast Regional Conf., Apr. 1982, to be published.
28. K. Y. Wen, “Interprocessor connections—Capabilities, exploitation, and effectiveness,” Ph.D. dissertation, Dep. Comput. Sci., Univ. of Illinois, Urbana, Rep. UIUCDCS-R-76–830, Oct. 1976, 170 pp.
29. C. Wu and T. Feng, “On a class of multistage interconnection networks,” IEEE Trans. Comput., vol. C-29, pp. 694–702, Aug. 1980.