Enhanced-Performance 4K × 1 High-Speed SRAM Using Optically Defined Submicrometer Devices in Selected Circuits

IEEE Transactions on Electron Devices

Volumn 29, Issue 4, 1982, Pages 700-706

  Chatterjee, Pallab K ^a   Shah, Ashwin H ^a   Lin, Yung Tao ^a   Hunter, William R ^a   Walker, Edward A ^a   Rhodes, Clifford C ^a   Bruncke, William C ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

RAM;

DATA STORAGE, SEMICONDUCTOR; SEMICONDUCTOR DEVICES, MOS;

INTEGRATED CIRCUITS;

EID: 0020115574     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1982.20765     Document Type: Article

References (21)

1. R. H. Dennard, F. H. Gaensslen, H. N. Yu, V, L. Rideout, E. Bassous, and A. R. LeBlanc, “Design on ion-implanted MOSFET's with very small physical dimensions,” IEEE J. Solid-State Circults, vol. SC-9, pp, 256–268, Oct. 1974.
2. P. K. Chatterjee, W. R. Hunter, T. C. Holloway, and Y. T. Lin, “The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSI,” IEEE Electron Device Lett., vol. EDL-1, pp. 220–223, Oct. 1980.
3. Y. A. El-Mansy, “On scaling MOS devices for VLSI,” in Proc. ICCC Conf. (Rye, NY), pp. 457–460, Oct. 1980; also “Limits to scaling MOS devices,” in Dig. Tech. Papers, 1981 Symp. on VLSI Technology (Maui, Hawaii), pp. 16–17, Sept. 1981.
4. D. B. Scott, W. R. Hunter, and H. Shichijo, “A new transmission line model for silicided diffusions; Impact on the performance of VLSI circuits,” in Dig. Tech. Papers, 1981 Symp. on VLSI Technology (Maui, Hawaii), pp. 94–95, Sept. 1981.
5. H. Shichijo, “A re-examination of practical scalability limits of n-channel and p-channel MOS devices for VLSI,” in 1981 IEDM Tech. Dig. (Washington, DC), Dec. 1981.
6. R. L. M. Dang and N. Shigyo, “Coupling capacitances for two-dimensional wires,” IEEE Electron Device Lett., vol. EDL-2, pp. 196–197, Aug. 1981.
7. H. T. Yuan, Y. T. Lin, and S. Y. Chiang, “Properties of interconnection on silicon, sapphire, and semi-insulating gallium arsenide substrates,” presented at the Semiconductor Interface Specialists Conf., Miami, FL, Dec. 1979.
8. H. Ishikawa, M. Yamamoto, T. Nakamura, and N. Toyokura, “An Mo gate 4K static MOS RAM,” in 1979 IEDM tech. Dig. (Washington, DC), pp. 358–361, Dec. 1979.
9. P. K. Chatterjee, A. Shah, Y. Lin, W. Hunter, E. Walker, C. Rhodes, and W. Biuncke, “Enhanced performance 4K × 1 high speed SRAM using optically defined submicron devices in selected circuits,” in Dig. Tech. Papers, 1981 Symp. on VLSI Technology (Maui, Hawaii), pp. 54–55, Sept. 1981.
10. P. Shah, G. Pollack, R. Miller, G. Varnell, R. Love, W. Lee, S. Wood, and R. Robbins, “One micron LSI MOS memory using direct write electron beam lithography,” in Dig. Tech. Papers, 1981 Symp. on VLSI Technology (Maui, Hawaii), pp. 52–53, Sept. 1981.
11. R. H. Dennard, F. H. Gaensslen, H. Yu, L. Rideout, E. Bassous, and A. R. LeBlanc, “Design of ion-implanted MOSFET's with very small physical dimensions,” IEEE J. Solid-State Circuits, vol. SC-9, no. 5, pp. 256–268, Oct. 1974.
12. H. L. Stover, F. L. Haus, and D. McGreevy, “X-ray lithography for one micron LSI,” Solid-State Technol., pp. 95–100, Aug. 1979.
13. P. I. Suciu, E. N. Fuls, and H. J. Boll, “High-speed NMOS circuits made with X-ray lithography and reactive sputter etch,” IEEE Electron Device Lett., vol. EDL-1, no. 1, pp. 10–11, Jan. 1980.
14. K. H. Nicholas, H. E. Brockman, and I. J. Stempt, “Fabrication of sub-micron polysilicon lines by conventional techniques,” Appl. Phys. Lett., vol. 26, no. 7, pp. 398–399, Apr. 1975.
15. A. C. Ipri, “Sub-micron polysilicon gate MOS/SOS technology,” in 1978 IEDM Tech. Dig. (Washington, DC), pp. 46–49, Dec. 1978.
16. T. N. Jackson and N. A. Masnari, “A novel submicron fabarication technique,” in 1979 IEDM Tech. Dig. (Washington, DC), pp. 56–61, Dec. 1979.
17. W. R. Hunter, T. C. Holloway, P. K. Chatterjee, and A. F. Tasch, Jr., “New edge-defined vertical-etch approaches for submicrometer MOSFET fabrication,” in 1980 IEDM Tech. Dig. (Washington, DC), pp. 764–767, Dec. 1980.
18. W. R. Hunter, T. C. Holloway, P. K. Chatterjee, and A. F. Tasch, Jr., “A new edge-defined approach for submicrometer MOSFET fabrication,” IEEE Electron Device Lett., vol. EDL-2, no. 1, pp. 4–6, Jan. 1981.
19. S. Ogura, P. J. Tsang, W. W. Walker, D. L. Critchlow, and J. F. Shepard, “Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1359–1367, Aug. 1980.
20. K. Ohta, K. Yamada, K. Shimizu, and Y. Tarui, “A quadruply self-aligned MOS (QSA MOS); A new short-channel high-speed high-density MOSFET for VLSI,” in 1979 IEDM Tech. Dig. (Washington, DC), pp. 581–584, Dec. 1979.
21. E. Takeda, H. Kume, T. Toyabe, and S. Asai, “Submicron MOSFET structure for minimizing channel hot-electron injection,” in Dig. Tech. Papers, 1981 Symp. on VLSI Technology (Maui, Hawaii), pp. 22–23, Sept. 1981.