메뉴 건너뛰기




Volumn 17, Issue 1, 1982, Pages 83-86

Analysis of Harmonic Distortion in Single-Channel MOS Integrated Circuits

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICES, MOS;

EID: 0020090633     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.1982.1051692     Document Type: Article
Times cited : (16)

References (8)
  • 1
    • 0018433003 scopus 로고
    • An NMOS telephone CODEC for transmission and switching applications
    • Feb.
    • M. E. Hoff, J. Huggins, and B. W. Warren, “An NMOS telephone CODEC for transmission and switching applications,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 47-53, Feb. 1979.
    • (1979) IEEE J. Solid-State Circuits , vol.SC-14 , pp. 47-53
    • Hoff, M.E.1    Huggins, J.2    Warren, B.W.3
  • 2
    • 0017630656 scopus 로고
    • Sample analog filtering using switched capacitors as resistor equivalents
    • Dec.
    • J. T. Caves, M. A. Copeland, C. F. Rahim, and S. D. Rosenbaum, “Sample analog filtering using switched capacitors as resistor equivalents,” IEEE J. Solid-State Circuits, vol. SC-12, pp. 592-599, Dec. 1977.
    • (1977) IEEE J. Solid-State Circuits , vol.SC-12 , pp. 592-599
    • Caves, J.T.1    Copeland, M.A.2    Rahim, C.F.3    Rosenbaum, S.D.4
  • 3
    • 0019283136 scopus 로고
    • Harmonic distortion in single-channel MOS integrated circuits
    • also published in IEEE I. Solid-State Circuits, Dec. 1981
    • Y. P. Tsividis and D. L. Fraser, “Harmonic distortion in single-channel MOS integrated circuits,” in Proc. Int. Symp. Circuits Syst., vol 3, 1980, pp. 1061-1063; also published in IEEE I. Solid-State Circuits, Dec. 1981.
    • (1980) Proc. Int. Symp. Circuits Syst. , vol.3 , pp. 1061-1063
    • Tsividis, Y.P.1    Fraser, D.L.2
  • 5
    • 0018054883 scopus 로고
    • High performance NMOS operational amplifier
    • Dec.
    • D. Senderowicz and P. R. Gray, “High performance NMOS operational amplifier,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 760-766, Dec. 1978.
    • (1978) IEEE J. Solid-State Circuits , vol.SC-13 , pp. 760-766
    • Senderowicz, D.1    Gray, P.R.2
  • 6
    • 84937744575 scopus 로고
    • Modeling and simulation of insulated gate FET switching circuits
    • H. Schichman and D. A. Hodges, “Modeling and simulation of insulated gate FET switching circuits,” IEEE J. Solid-State Circuits, vol. SC-3, p. 285, 1968.
    • (1968) IEEE J. Solid-State Circuits , vol.SC-3 , pp. 285
    • Schichman, H.1    Hodges, D.A.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.