Design Centering by Yield Prediction

IEEE Transactions on Circuits and Systems

Volumn 29, Issue 2, 1982, Pages 88-96

  Antreich, Kurt J ^a   Koblitz, Rudolf K ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS - DESIGN;

ELECTRIC NETWORKS;

EID: 0020087855     PISSN: 00984094     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCS.1982.1085115     Document Type: Article

References (23)

1. E. Polak and A. Sangiovanni-Vincentelli, “Theoretical and computational aspects of the optimal design centering, tolerancing, and tuning problem,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 795–813, Sept. 1979.
2. J. W. Bandler, P. C. Liu, and H. Tromp, “A nonlinear programming approach to optimal design centering, tolerancing, and tuning,” IEEE Trans. Circuits. Syst., vol. CAS-23, pp. 155–165, Mar. 1976.
3. S. W. Director and G. D. Hatchtel, “The simplicial approximation approach to design centering,” IEEE Trans. Circuits Syst., vol. CAS:24, pp. 363–372, July 1977.
4. J. W. Bandler and H. L. Abdel-Malek, “Optimal centering, tolerancing, and yield determination via updated approximations and cuts,” IEEE Trans. Circuits Syst. vol. CAS-25, pp. 853–871, Oct. 1978.
5. L. M. Vidigal and S. W. Director, “Design-centering: The quasi-convex, quasi-concave performance function case,” in Proc. IEEE Int. Symp. on Circuits and Systems, (Houston, TX), pp. 43–46, Apr. 1980.
6. G. Kjellstroem, “Optimization of electrical networks with respect to tolerance costs,” Ericsson Technics no. 3, pp. 157–175, 1970.
7. G. Kjellstroem and L. Taxen, “On the efficient use of stochastic optimization in network design,” in Proc. IEEE Int. Symp. on Circuits and Systems, (Munich, Germany) pp. 714–717, Apr. 1976.
8. J. F. Pinel and K. Singhal, “Efficient Monte Carlo computation of circuit yield using importance sampling,” in Proc. IEEE Int. Symp. on Circuits and Systems, (Phoenix, AZ), pp. 575–578, Apr. 1977.
9. A. R. Thorbjornsen and E. R. Armbruster, “Computer-aided tolerance/correlation design of integrated circuits,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 763–767, Sept. 1979.
10. N. J. Elias, “New statistical methods for assigning device tolerances,” in Proc. IEEE Int. Symp. on Circuits and Systems, (Newton, MA), pp. 329–332, Apr. 1975.
11. R. S. Soin and R. Spence, “Statistical design centering for electrical circuits,” Electron. Lett. vol. 14, no. 24, pp. 772–774, Nov. 1978.
12. K. S. Tahim and R. Spence, “A radial exploration approach to manufacturing yield estimation and design centering,” IEEE Trans. Circuits Syst., vol. CAS-26, pp. 768–774, Sept. 1979.
13. K. S. Tahim and R. Spence, “A radial exploration algorithm for the statistical analysis of linear circuits,” IEEE Trans. Circuits Syst., vol. CAS-27, pp. 421–425, May 1980.
14. B. V. Batalov, Yu. N. Belyakov, and F. A. Kurrnaev, “Some methods for statistical optimization of integrated microcircuits with statistical relations among the parameters of the components,” Microelectronica (USA, translated from Russian), pp. 228–238, 1978.
15. K. Singhal and J. F. Pinel, “Statistical design centering and toler ancing using parametric sampling,” in Proc. IEEE Int. Symp. on Circuits and Systems, (Houston, TX), pp. 882–885, Apr. 1980.
16. J. M. Hammersley and D. C. Handscomb, Monte Carlo Methods. Norwich, England: Fletcher, 1975.
17. R. Koblitz, “Design centering and tolerance assignment of electrical circuits with gaussian-distributed parameter values,” Archiv Elek. Übertragung. vol. 34, 30–37, Jan. 1980.
18. K. J. Antreich and R. K. Koblitz, “A new approach to design centering based on a multiparameter yield-prediction formula,” in Proc. IEEE Int. Symp. on Circuits and Systems, (Houston, TX), pp. 886–889, Apr. 1980.
19. K. J. Antreich and R. K. Koblitz, “An interactive procedure to design centering,” in Proc. IEEE Int. Symp. on Circuits and Systems, (Chicago, IL), pp.139–142, Apr. 1981.
20. W. G. Cochran, Sampling Techniques. New York: Wiley, 1977.
21. J. Greenstadt, “On the relative efficiencies of gradient methods,” Math. Comput., vol. 21, pp. 360–367, July 1967.
22. B. J. Karafin, “The general component tolerance assignment problem in electrical networks,” Ph.D. dissertation, Univ. of Pennsylvania, Philadelphia, 1974.
23. K. Singhal and J. F. Pinel, “Statistical design centering and tolerancing using parametric sampling,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 692–702, July 1981.