Hypertree: A Multiprocessor Interconnection Topology

IEEE Transactions on Computers

Volumn C-30, Issue 12, 1981, Pages 923-933

  Goodman, James R ^a   Sequin, Carlo H ^b  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS;

COMPUTER SYSTEMS, DIGITAL;

EID: 0019654378     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1981.1675731     Document Type: Article

References (19)

1. K. E. Batcher, “STARAN/RADCAP hardware architecture” in Proc. 1973 Sagamore Comput. Conf. Parallel Processing, pp. 209-227.
2. K. E. Batcher, “The flip network in STARAN,” in Proc. 1976 Int. Conf. Parallel Processing, Aug. 1976, pp. 65-71.
3. V. E. Benes, Mathematical Theory of Connecting Networks and Telephone Traffic. New York: Academic, 1965.
4. S. A. Browning, “Computations on a tree of processors,” in Proc. VLSI Conf., California Inst, of Technol., Pasadena, Jan. 22-24, 1979.
5. W. J. Bouknight, S. A. Denenberg, D. E. McIntyre, J. M. Randall, A. H. Sameh, and D. L. Slotnick, “The ILLIAC IV system,” Proc. IEEE, vol. 60, pp. 369-388, Apr. 1972.
6. N. G. de Bruijn, “A combinatorial problem,” Koninklijke Nederlands Akademie van Wetenschappen, Proc., vol. 49 (part 2), pp. 758-764, 1946.
7. A. M. Despain and D. A. Patterson, “The computer as a component,” 1979.
8. T. Feng, “Data manipulating functions in parallel processors and their implementations,” IEEE Trans. Comput., vol. C-23, pp. 309-318, Mar. 1974.
9. L. Goke and G. Lipovski, “Banyan networks for partitioning multiprocessor systems,” in Proc. 1st Annu. Comput. Arch. Conf, 1973, pp. 21-28.
10. S. W. Golomb, “Permutations by cutting and shuffling,” SI AM Rev., vol. 3, pp. 293-297, Oct. 1961.
11. D. Lawrie, “Access and alignment in an array processor,” IEEE Trans. Comput., vol. C-24, pp. 1145-1155, Dec. 1975.
12. G. A. Mago, “A cellular language-directed computer architecture,” in Proc. VLSI Conf., California Inst, of Technol., Pasadena, CA, Jan. 22-24, 1979.
13. M. C. Pease, “The indirect binary n-cube microprocessor array,” IEEE Trans. Comput., vol. C-26, pp. 458-473, May 1977.
14. M. A. Schlumberger, “De Bruijn communication networks,” Ph.D. dissertation, Dep. Comput. Sci., Stanford Univ., Stanford, CA, June 1974.
15. C. H. Sequin, “Single-chip computers, the new VLSI building blocks,” in Proc. VLSI Conf., California Inst, of Technol., Pasadena, CA, Jan. 22-24, 1979.
16. H. J. Siegel, “Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks,” IEEE Trans. Comput. vol. C-26, pp. 153-161, Feb. 1977.
17. H. S. Stone, “Parallel processing with the perfect shuffle,” IEEE Trans. Comput., vol. C-20, pp. 153-161, Feb. 1971.
18. R. J. Swan, S. H. Fuller, and D. P. Siewiorek, “Cm*–A modular, multimicroprocessor,” in Proc. 1977 NCC, June 1977, pp. 645-655.
19. C. Thompson, “Generalized connection networks for parallel processor intercommunication,” IEEE Trans. Comput., vol. C-27, pp. 1119-1125, Dec. 1978.