Optimal Layout of CMOS Functional Arrays

IEEE Transactions on Computers

Volumn C-30, Issue 5, 1981, Pages 305-312

  Uehara, Takao ^a   VanCleemput, William M ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

CMOS circuit design; CMOS functional arrays; computer aided design; design automation; LSI design automation; LSI layout

Indexed keywords

INTEGRATED CIRCUITS;

EID: 0019569142     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1981.1675787     Document Type: Article

References (14)

1. W. N. Carr and J. P. Mize, MOS/LSI Design and Application, Texas Instruments Electronics Series. New York: McGraw-Hill, 1972.
2. T. Ibaraki and S. Muroga “Synthesis of networks with a minimum number of negative gates,” IEEE Trans. Comput., vol. C-20, pp. 49–58, Jan. 1971.
3. K. Nakamura, N. Tokura, and T. Kasami, “Minimal negative gate networks,” IEEE Trans. Comput., vol. C-21, pp. 72–79, Jan. 1972.
4. H. C. Lai, “A study of current logic design problems, Part 1: Design of diagnosable MOS networks,” Ph.D. dissertation, Dep. Comput. Sci., Univ. of Illinois, Urbana, 1976.
5. B. E. Forbes, “Silicon-on-sapphire technology produces high-speed single-chip processor,” Hewlett-Packard J., pp. 2–8, Apr. 1977.
6. A. Weinberger, “Large scale integration of MOS complex logic: A layout method,” IEEE J. Solid-State Circuits, vol. SC-2, pp. 182–190, Dec. 1967.
7. D. G. Schweikert, “Computer-generated IGFET layout using vertically packed Weinberger arrangement,” in Dig. IEEE Int. Solid-State Circuits Con f., Philadelphia, PA, 1971, pp. 118–119.
8. R. P. Larsen, “Computer-aided preliminary layout of customized MOS arrays,” IEEE Trans. Comput., vol. C-20, pp. 512–523, June 1971.
9. D. Gibson and S. Nance, “SLIC-Symbolic layout of integrated circuits,” in Proc. 13th Des. Automat. Conf., San Francisco, CA, June 1976, pp. 434–440.
10. “Symbolic system for circuit layout and checking,” in Proc. IEEE Int. Symp. Circuits and Syst., 1977, pp. 436–440.
11. A. Feller, “Automatic layout of low-cost quick-turnaround random-logic LSI devices,” in Proc. 13th Des. Automat. Conf., San Francisco, CA, June 1976, pp. 79–85.
12. G. Persky, D. N. Deutsch, and D. G. Schweikert, “LTX-A system for the directed automatic design of LSI circuits,” in Proc. 13th Des. Automat. Conf., San Francisco, CA, June 1976, pp. 399–407.
13. T. Uehara and W. M. VanCleemput, “Optimal layout of CMOS functional arrays,” Digital Syst. Lab., Stanford Univ., Stanford, CA, Tech. Rep. 142, 1978.
14. F. Harary, Graph Theory. Reading, MA: Addison-Wesley, 1969.