MINIMOS—A Two-Dimensional MOS Transistor Analyzer

IEEE Transactions on Electron Devices

Volumn 27, Issue 8, 1980, Pages 1540-1550

  Selberherr, Siegfried ^a,b   Schütz, Alfred ^a,b   Wolfgang Pötzl, Hans ^a,b  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b Ludwig Boltzmann Institut für Festkörperphysik ^*  (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS - LARGE SCALE INTEGRATION; SEMICONDUCTOR DEVICES, MOS;

MINIMOS;

TRANSISTORS;

EID: 0019045647     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1980.20068     Document Type: Article

References (34)

1. D. P. Kennedy and R. R. O'Brien, “Two dimensional analysis of J.F.E.T. structures containing a low conductivity substrate,” Electron. Lett., vol. 7, pp. 714–716, 1971.
2. D. Vandorpe, J. Borel, G. Merckel, and P. Saintot, “An accurate two-dimensional numerical analysis of the MOS transistor,” Solid-State Electron., vol. 15, pp. 547–557, 1972.
3. J. W. Slotboom, “Computer aided two-dimensional analysis of bipolar transistors,” IEEE Trans. Electron Devices, vol. ED-20, pp. 669–679,1973.
4. M. S. Mock, “A two-dimensional mathematical model of the insulated gate field effect transistor,” Solid-State Electron., vol. 16, pp. 601–609, 1973.
5. H. H. Heimeier, “A two-dimensional numerical analysis of bipolar transistors,” IEEE Trans. Electron Devices, vol. ED-20, pp. 708–714,1973.
6. O. Manck, H. H. Helmeier, and W. L. Engl, “High injection in a two-dimensional transistor,” IEEE Trans. Electron Devices, vol. ED-21, pp. 403–409, 1974.
7. S. P. Gaur and D. H. Navon, “Two-dimensional carrier flow in a transistor structure under non isothermal conditions,” IEEE Trans. Electron Devices, vol. ED-23, pp. 50–57,1976.
8. N. Kotani and S. Kawazu, “Computer analysis of punch through in MOSFETs,” Solid-State Electron, vol. 22, pp. 63–70, 1979.
9. T. Toyabe and S. Asai, “Analytical models of threshold voltage and breakdown voltage of short-channel MOSFET's derived from two-dimensional analysis,” IEEE Trans. Electron Devices, vol. ED-26, pp. 453–461, 1979.
10. P. E. Cotrell and E. M. Buturla, “Two-dimensional static and transient simulation of mobile carrier transport in a semiconductor,” in Proc. NASECODE I Conf., pp. 31–64, 1979.
11. A. R. Newton, J. D. Crawford, and D. O. Pederson, “Computer aids to LSI and digital systems design,” presented at the Katholike Universiteit Leuven, Belgium, Summer Course 1978.
12. W. V. Van Roosbroeck, “Theory of flow of electrons and holes in germanium and other semiconductors,” Bell Syst. Tech. J., vol. 29, pp. 560–607, 1950.
13. H. K. Gummel, “A self consistent iterative scheme for one-dimensional steady state transistor calculations,” IEEE Trans. Electron Devices, vol. ED-11, pp. 445–465, 1964.
14. A. De Mari, “An accurate numerical steady state one-dimensional solution of the pn-junction,” Solid-State Electron., vol. 11, pp. 38–58, 1968.
15. T. Toyabe, K. Yamaguchi, S. Asai, and M. Mock, “A numerical model of avalanche breakdown in MOSFET's,” IEEE Trans. Electron Devices, vol. ED-25, pp. 825–832, 1978.
16. S. Selberherr, W. Fichtner, and H. W. Pötzl, “MINIMOS-A program package to facilitate MOS device design and analysis,” in Proc. NASECODE I Conf., pp. 275–279, 1979.
17. D. P. Kennedy and R. R. O'Brien, “Analysis of the impurity atom distribution near the diffusion mask for a planar pn-junction,” IBM J. Res. Develop., pp. 179–186, 1965.
18. H. G. Lee, J. D. Sansbury, R. W. Dutton, and J. L. Moll, “Modeling and measurement of surface impurity profiles of lateral diffused regions,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 455–461, 1978.
19. H. Ryssel and I. Ruge, Ionenimplantation. Stuttgart, Germany: Teubner, 1978.
20. D. Antoniadis, S. Hansen, and R. Dutton, “Suprem II-A program for IC process modeling and simulation,” Stanford Electron. Lab., Stanford, CA, Tech. Rep. 5019-2, 1978.
21. D. M. Caughey and R. E. Thomas, “Carrier mobilities in silicon empirically related to doping and field,” Proc. IEEE, vol. 55, pp. 2192–2193,1957.
22. K. Yamaguchi, “Field-dependent mobility model for two-dimensional numerical analysis of MOSFET's,” IEEE Trans. Electron Devices, vol. ED-26, pp. 1068–1074, 1979.
23. D. L. Scharfetter and H. K. Gummel, “Large-signal analysis of a silicon Read diode oscillator,” IEEE Trans. Electron Devices, vol. ED-16, pp. 64–77, 1969.
24. S. Selberherr, A. Schütz and H. W. Pötzl, “A new mobility model for the two-dimensional MOS device simulation,” to be published.
25. G. E. Forsythe and W. R. Wasow, Finite Difference Methods for Partial Differential Equations. New York: Wiley, 1960.
26. R. S. Varga, Matrix Iterative Analysis. Englewood Cliffs, NJ: Prentice-Hall, 1962.
27. D. Marsal, Die Numerische Lösung Partieller Differential-gleichungen, Mannheim, Germany: Bibliographisches Institut, 1976.
28. H. L. Stone, “Iterative solution of implicit approximations of multidimensional partial differential equations,” SIAM J. Num. Anal., vol. 5, pp. 530–558, 1968.
29. T. Dupont, R. D. Kendall, and H. H. Rachford, “An approximate factorization procedure for solving self-adjoint elliptic difference equations,” SIAM J. Num. Anal., vol. 5, pp. 559–573, 1968.
30. C. Jesshope, “Bipolar transistor modeling with numerical solutions to the two-dimensional dc and transient problems,” Ph.D. dissertation, University of Southampton, Southampton, England, 1976.
31. J. F. Hart, E. W. Cheney, C. L. Lawson, H. J. Maehly, et al., Computer Approximations. New York: Wiley, 1968.
32. C. Canali, G. Majni, R. Minder, and G. Ottaviani, “Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature,” IEEE Trans. Electron Devices, vol. ED-22, pp. 1045–1047, 1975.
33. H. Brooks, “Theory of the electrical properties of germanium and silicon,” in Advances in Electronics and Electron Physics, vol. 7, 1955, pp. 85–182.
34. P. P. Debye and E. M. Conwell, “Electrical properties of n-type germanium,” Phys. Rev., vol. 93, pp. 693–706, 1954.