A MESFET Model for Use in the Design of GaAs Integrated Circuits

IEEE Transactions on Microwave Theory and Techniques

Volumn 28, Issue 5, 1980, Pages 448-456

  Curtice, Walter R ^a  

^a SARNOFF CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS - DESIGN; LOGIC CIRCUITS; SEMICONDUCTOR DEVICES, MIS;

TRANSISTORS, FIELD EFFECT;

EID: 0019020915     PISSN: 00189480     EISSN: 15579670     Source Type: Journal    
DOI: 10.1109/TMTT.1980.1130099     Document Type: Article

References (24)

1. M. Reiser, “A two-dimensional FET model for de, ac and large signal analysis,” IEEE Trans. Electron Devices, vol. ED-20, pp. 35–45, Jan. 1973.
2. J. J. Barnes, R. J. Lomax, and G. I. Haddad, “Finite-element simulation of GaAs MESFET's with lateral doping profiles and submicron gates,” IEEE Trans. Electron Devices, vol. ED-23, pp. 1042–1048, Sept. 1976.
3. K. Yamaguchi, S. Asai, and H. Kodera, “Two-dimensional numerical analysis of stability criteria of GaAs FETs,” IEEE Trans. Electron Devices, vol ED-23, pp. 1283–1289, Dec. 1976.
4. T. Wada and S. Frey, “Physical basis of short-channel MESFET operator,” IEEE Trans. Electron Devices, vol. ED-26, pp. 476–490, Apr. 1979.
5. A. Madjar and F. J. Rosenbaum, “A practical ac large-signal model for GaAs microwave MESFETs,” in Proc. IEEE MTT-S 1979 Int. Microwave Symp. (Orlando, FL, IEEE Cat. No. 79CHI439-9 MTT-S), pp. 399–401, 1979.
6. C. Rauscher and H. A. Willing, “Quasi-static approach to simulating nonlinear GaAs FET behavior,” in Proc. IEEE MTT-S 1979 Int. Microwave Symp. (Orlando, FL, IEEE Cat. No. 79CHI439-9 MTT-S), pp. 402–404, 1979.
7. M. S. Shur, “Analytical model of GaAs MESFETs,” IEEE Trans. Electron Devices, vol. ED-25, pp. 612–618, June 1978.
8. L. W. Nagel, “SPICE 2: A computer program to simulate semiconductor circuits,” Electronics Research Lab, Col. Eng., Univ. California, Berkeley, Memo. ERL-M520, May 1975.
9. R. Van Tuyl and C. A. Liechti, “Gallium arsenide digital integrated circuits,” Air Force Avionics Lab., APSC, WPAFB, Tech. Rept. AFAL-TR-74-40, Mar. 1974.
10. R. L. Van Tuyl, C. A. Liechti, and C. A. Stolte, “Gallium arsenide digital integrated circuits,” Air Force Avionics Lab., AFWAL, WPAFB, Tech. Rept. AFAL-TR-26-264, Apr. 1977.
11. R. Pucel, H. Haus, and H. Statz, “Signal and noise properties of gallium arsenide microwave field-effect transistors,” in Advances in Electronics and Electron Physics New York: Academic Press, 1975, vol. 38, pp. 195–205.
12. C. F. Krumm et al., “Low noise field effect transistors,” Huges Research Labs, AFAL-TR-78-182, Final Rep. for AFAL, AFWAL, APSC, WPAFB, Nov, 1978
13. S. M. Sze, Physics of Semiconductor Devices. New York: Wiley pp. 340–362, 1969.
14. R. B. Fair, “Graphical desing and iterative analysis of the dc parameters of GaAs FET’s,” IEEE Trans. Electron Devices, vol. ED-4, pp. 357–362, June 1974.
15. H. Fukui, “Determination of the basic device parameters of a GaAs MESFET,” Bell Syst. Tech. J. vol. 58, no. 3, pp. 771–797, Mar. 1979.
16. H. Shichman and D. A Hodges, “Modeling and simulation of insulated-gate field-effect transistor switching circuits,” IEEE J. Solid-State Circuits, vol. SC-3, pp. 285-289, Sept. 1968.
17. S. M. Sze, Physis of Semiconductor Devices. New York: Wiley, 1969, p. 371.
18. W. R. Curtice, “Analysis of the properties of three-terminal transferred-electron logic gates,” IEEE Trans. Electron Devices, vol. ED-24, pp. 1353–1359, Dec. 1977.
19. H. A. Willing, C. Rauscher, and P. deSantis, “A technique for predicting large-signal performance of a GaAs MESFET,” IEEE Trans. Microwave Theory Tech. vol. MTT-26, pp. 1017–1023, Dec. 1978.
20. G. S. Kino and P. N. Robson, “The effect of small transverse dimensions on the operation of Gunn devices,” Proc. IEEE, vol. 56, pp. 2056–2057, 1968.
21. J. Maupin, P. Greiling, and N. Alexopoulos, “Speed power tradeoff in GaAs FET integrated circuits,” paper presented at 1st Specialty Conf. Gigabit Logic for Microwave Systems, Orlando, FL, May 1979.
22. R. L. Van Tuyl, C. A. Liechti, R. E. Lee, and E. Gowen, “GaAs MESFET logic with 4-GHz clock rate,” IEEE J. Solid State Circuits, vol. SC-12, pp. 485–496, Oct. 1977.
23. S. Asai, F. Murai, and H. Kodera, “GaAs dual-gate Schottky-barrier FET's for microwave frequencies,” IEEE Trans. Electron Devices, vol. ED-22, p. 897, Oct. 1975.
24. C. Davis and M. Payne, “The R-CAP program, an integrated circuit simulator,” RCA Eng., vol. 21, no. 1, p. 66, 1975.