Communication Structures for Large Networks of Microcomputers

IEEE Transactions on Computers

Volumn C-30, Issue 4, 1981, Pages 264-273

  Wittie, Larry D ^a  

^a UNIVERSITY AT BUFFALO   (United States)

Author keywords

Bus topologies; communication structures; cube connected cycles; distributed computers; dual bus hypercubes; extensible interconnections; hypercube spanning buses; microcomputer architectures; network computers; parallel computers

Indexed keywords

COMPUTERS, MICROPROCESSOR;

COMPUTER SYSTEMS, DIGITAL;

EID: 0019008628     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1981.1675774     Document Type: Article

References (26)

1. D. Queyssac, “Projecting VLSI's impact on microprocessors,” IEEE Spectrum, vol. 16, pp. 38–41, May 1979.
2. D. A. Patterson and C. H. Sequin, “Design considerations for single-chip computers of the future,” IEEE Trans. Comput., vol. C-29, pp. 108–115, Feb. 1980.
3. L. D. Wittie, “MICRONET: A reconfigurable microcomputer network for distributed systems research,” Simulation, vol. 31, pp. 145–153, Nov. 1978.
4. L. R. Goke and G. J. Lipovski, “Banyan networks for partitioning multiprocessor systems,” in Proc. 1st Annu. Symp. on Comput. Arch., Dec. 1973, pp. 21–28.
5. D. Lawrie, “Access and alignment of data in an array processor,” IEEE Trans. Comput., vol. C-24, pp. 1145–1155, Dec. 1975.
6. T. Lang and H. S. Stone, “A shuffle-exchange network with simplified control,” IEEE Trans. Comput., vol. C-25, pp. 55–66, Jan. 1976.
7. M. C. Pease, “The indirect binary N-cube microprocessor array,” IEEE Trans. Comput., vol. C-26, pp. 458–473, May 1977.
8. K. J. Thurber, “Interconnection networks-A survey and assessment,” in AFIPS Conf. Proc., vol. 43, NCC 1974, pp. 909–919.
9. H. J. Siegel, “Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks,” IEEE Trans. Comput., vol. C-26, pp. 153–161, Feb. 1977.
10. C. D. Thompson, “Generalized connection networks for parallel processor intercommunication,” IEEE Trans. Comput., vol. C-27, pp. 1119–1125, Dec. 1978.
11. H. J. Siegel, “A model of SIMD machines and a comparison of various interconnection networks,” IEEE Trans. Comput., vol. C-28, pp. 907–917, Dec. 1979.
12. D. S. Parker, Jr., “Notes on shuffle/exchange-type switching networks,” IEEE Trans. Comput., vol. C-29, pp. 213–222, Mar. 1980.
13. G. A. Anderson and E. D. Jensen, “Computer interconnection structures: Taxonomy, characteristics and examples,” ACM Comput. Surveys, vol. 7, pp. 197–213, Dec. 1975.
14. C. D. Thompson, “Area-time complexity for VLSI,” in Proc. 11th Annu. ACM Symp. on Theory of Comput., May 1979, pp. 81–88.
15. D. J. Farber and K. C. Larson, “The system architecture of the distributed computer system-The communications system,” in Proc. Symp. on Comput. Commun. Networks and Teletraffic, Brooklyn Polytechnic Press, Apr. 1972, pp. 21–27.
16. R. M. Metcalfe and D. R. Boggs, “Ethernet: Distributed packet-switching for local computer networks,” Commun. Ass. Comput. Mach., vol. 19, pp. 395–403, July 1976.
17. M. Maekawa et al., “Experimental polyprocessor system (EPOS)-Operating system,” in Proc. 6th Symp. on Comput. Arch., Apr. 1979, pp. 188–195.
18. S. I. Saffer et al., “NODAS-The net oriented data acquisition system for the medical environment,” in AFIPS Conf. Proc., vol. 46, NCC 1977, pp. 295–300.
19. E. M. Aupperle, “MERIT computer network: Hardware considerations,” in Computer Networks, R. Rustin, Ed. Englewood Cliffs, NJ: Prentice-Hall, 1972, pp. 49–63.
20. J. A. Harris and D. R. Smith, “Hierarchical multiprocessor organizations,” in Proc. 4th Symp. on Comput. Arch., Mar. 1977, pp. 41–48.
21. A. M. Despain and D. A. Patterson, “X-Tree: A tree structured multiprocessor computer architecture,” in Proc. 5th Symp. on Comput. Arch., Apr. 1978, pp. 144–151.
22. J. R. Goodman and C. H. Sequin, “Hypertree, A multiprocessor interconnection topology,” Dep. Elec. Eng. and Comput. Sci., Univ. of California, Berkeley, 1979, 27 pp., submitted for publication.
23. G. H. Barnes et al., “The ILLIAC IV computer,” IEEE Trans. Comput., vol. C-17, pp. 746–757, Aug. 1968.
24. H. Sullivan and T. R. Bashkow, “A large scale homogeneous, fully distributed parallel machine, I,” in Proc. 4th Symp. on Comput. Arch., Mar. 1977, pp. 105–117.
25. L. D. Wittie, “Efficient message routing in mega-microcomputer networks,” in Proc. 3rd Symp. on Comput. Arch., Jan. 1976, pp. 136–140.
26. F. P. Preparata and J. Vuillemin, “The Cube-Connected-Cycle: A versatile network for parallel computation,” in Proc. 20th Symp. on Found. of Comput. Sci., 1979, pp. 140–147.